Time-Division-Multiplexed Test Delivery for NoC Systems

This test-scheduling approach for NoC designs minimizes test time through high-speed test delivery over the network, with test data interleaved via time-division multiplexing (TDM), and through slower test execution at the target cores. Results with a test-scheduling algorithm and a simulated test case from ITC 2002 SoC benchmarks show significant test time and I/O savings compared to a single-clock approach.

[1]  Dhiraj K. Pradhan,et al.  Test scheduling for network-on-chip with BIST and precedence constraints , 2004, 2004 International Conferce on Test.

[2]  Rabi N. Mahapatra,et al.  A TDM Test Scheduling Method for Network-on-Chip Systems , 2005, 2005 Sixth International Workshop on Microprocessor Test and Verification.

[3]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[4]  Erik Jan Marinissen,et al.  A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.

[5]  Luigi Carro,et al.  Power-aware noc reuse on the testing of core-based systems , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[6]  Rabi N. Mahapatra,et al.  A heuristic for peak power constrained design of network-on-chip (NoC) based multimode systems , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[7]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.