A high performance single chip processing unit for parallel processing and data acquisition systems

Abstract We present a new VLSI integer scalar processor, intended to be used primarily as the controller of the APE100 massively parallel processor. Its open and flexible architecture indicates a potential for use in other HEP applications, such as front-end processing or data readout.