An efficient twin-precision multiplier

We present a twin-precision multiplier that in normal operation mode efficiently performs N-b multiplications. For applications where the demand on precision is relaxed, the multiplier can perform N/2-b multiplications while expending only a fraction of the energy of a conventional N-b multiplier. For applications with high demands on throughput, the multiplier is capable of performing two independent N/2-b multiplications in parallel. A comparison between two signed 16-b multipliers, where both perform single 8-b multiplications, shows that the twin-precision multiplier has 72% lower power dissipation and 15% higher speed than the conventional one, while only requiring 8% more transistors.

[1]  B. Bloechel,et al.  A 4GHz 300mW 64b integer execution ALU with dual supply voltages in 90nm CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  Earl E. Swartzlander,et al.  Optimizing multipliers for WSI , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[3]  B. Bloechel,et al.  A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[4]  Vojin G. Oklobdzija,et al.  A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach , 1996, IEEE Trans. Computers.

[5]  Majid Ahmadi,et al.  A reconfigurable digital multiplier architecture , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).

[6]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[7]  Henrik Eriksson.  Efficient Implementation and Analysis of CMOS Arithmetic Circuits , 2003 .

[8]  Milos D. Ercegovac,et al.  Two-dimensional signal gating for low-power array multiplier design , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[9]  Massoud Pedram,et al.  Precomputation-based guarding for dynamic and leakage power reduction , 2003, Proceedings 21st International Conference on Computer Design.

[10]  Mary Sheeran,et al.  FlexSoC: Combining Flexibility and Efficiency in SoC Designs , 2003 .