Detection of SRAM cell stability by lowering array supply voltage

In this paper, we discuss a design-for-test technique for the detection of cell stability in static random access memory (SRAM). The power supply to the memory array is isolated and independently accessible from an external terminal. By lowering the array supply voltage, the cell stability is degraded, making the defective cells susceptible to noises induced by read/write operations. On-silicon characterization result using 0.18 /spl mu/m CMOS technology is reported. It shows that the weak tailing bits in the statistical distribution can manifest themselves. The implementation of the test mode is inherently low-cost and can be combined with previously proposed methods for an improved detection capability.

[1]  Anne Meixner,et al.  Weak write test mode: an SRAM cell stability design for test technique , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[2]  H. Kato,et al.  SRAM cell stability under the influence of parasitic resistances and data holding voltage as a stability prober , 1997 .

[3]  Influence of cell structure on the SEU sensitivity of a SRAM , 1993, RADECS 93. Second European Conference on Radiation and its Effects on Components and Systems (Cat. No.93TH0616-3).

[4]  T. Toms,et al.  Soft-defect detection (SDD) technique for a high-reliability CMOS SRAM , 1990 .

[5]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[6]  Masahiko Yoshimoto,et al.  Design consideration of a static memory cell , 1983 .

[7]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[8]  J. Segura,et al.  A detailed analysis of CMOS SRAM's with gate oxide short defects , 1997 .

[9]  T. Chen,et al.  Assessing SRAM test coverage for sub-micron CMOS technologies , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[10]  C. Lage,et al.  Advanced SRAM technology-the race between 4T and 6T cells , 1996, International Electron Devices Meeting. Technical Digest.

[11]  F. J. List,et al.  The Static Noise Margin of SRAM cells , 1986, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.

[12]  K.Y. Lee,et al.  A 0.18 /spl mu/m CMOS logic technology with dual gate oxide and low-k interconnect for high-performance and low-power applications , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[13]  Takakuni Douseki,et al.  Static‐noise margin analysis for a scaled‐down CMOS memory cell , 1992 .

[14]  Mankoo Lee,et al.  Static noise margin and soft-error rate simulations for thin film transistor cell stability in a 4 Mbit SRAM design , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[15]  Jian Liu,et al.  Power supply current detectability of SRAM defects , 1995, Proceedings of the Fourth Asian Test Symposium.