A novel allocation strategy for control and memory intensive telecommunication circuits
暂无分享,去创建一个
Axel Jantsch | Hannu Tenhunen | Johnny Öberg | Peeter Ellervee | Ahmed Hemani | Adam Postula | Bengt Svantesson
[1] Wayne H. Wolf,et al. Performance-driven synthesis in controller-datapath systems , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[2] H. Tenhunen,et al. HLS based DSP optimization with ASIC RTL libraries , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.
[3] Reinaldo A. Bergamaschi,et al. Synthesis using path-based scheduling: algorithms and exercises , 1991, DAC '90.
[4] J. F. Wang,et al. A Tree-Based Scheduling Algorithm for Control-Dominated Circuits , 1993, 30th ACM/IEEE Design Automation Conference.
[5] Peter B. Denyer,et al. Memory, control and communications synthesis for scheduled algorithms , 1991, DAC '90.
[6] Manfred Glesner,et al. Protocol merging: a VHDL-based method for clock cycle minimizing and protocol preserving scheduling of IO-operations , 1994, EURO-DAC '94.
[7] Norbert Wehn,et al. Scheduling of behavioral VHDL by retiming techniques , 1994, EURO-DAC '94.
[8] Ahmed Amine Jerraya,et al. Synthesis for Control-Flow-Dominated Machines , 1993 .
[9] Axel Jantsch,et al. Hardware/software partitioning and minimizing memory interface traffic , 1994, EURO-DAC '94.
[10] Jörg Biesenack,et al. The Siemens high-level synthesis system CALLAS , 1993, IEEE Trans. Very Large Scale Integr. Syst..