Electrical Characterization of High Performance Fine Pitch Interconnects in Silicon-Interconnect Fabric

The Silicon-Interconnect Fabric (Si-IF) is a highly scalable platform for heterogenous integration of dielets using a fine interconnect pitch (? 10 µm) and small inter-dielet spacing (? 100 µm) [1]. In our fine-pitch integration scheme, short links on Si-IF (? 500 µm) are used for inter-dielet communication, reducing the latency (? 35 ps) and energy /bit (? 0.04 pJ/b) [2]. In this paper, we demonstrate the excellent transfer characteristics of the Si-IF links, verified experimentally. The measured insertion loss in these short Si-IF links (? 500 µm) is ? 2 dB for frequencies up to 30 GHz. Further, the transfer characteristics show only a single pole, demonstrating an RC-link behavior. We show that assemblies on Si-IF have 16-25X lower parasitic inductance, and 6-40X lower parasitic capacitance compared to assemblies on interposers and PCBs. We illustrate that using the Simple Universal Parallel intERface for chips (SuperCHIPS) protocol [2] for data transfer, data rates of ? 10 Gbps/link are realizable at an energy/bit of ? 0.04 pJ/b. Subsequently, due to the high interconnect density, the overall bandwidth/mm is ? 8 Tbps/mm. This corresponds to an improvement of 120-300X in bandwidth/mm and a reduction of 100-500X in energy/bit compared to a conventional PCB-based integration.

[1]  Paul D. Franzon,et al.  Power comparison of 2D, 3D and 2.5D interconnect solutions and power optimization of interposer interconnects , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[2]  Joungho Kim,et al.  Signal Integrity Design and Analysis of Silicon Interposer for GPU-Memory Channels in High-Bandwidth Memory Interface , 2018, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[3]  Joe Macri,et al.  AMD's next generation GPU and high bandwidth memory architecture: FURY , 2015, 2015 IEEE Hot Chips 27 Symposium (HCS).

[4]  Samuel Palermo,et al.  A Reconfigurable 16/32 Gb/s Dual-Mode NRZ/PAM4 SerDes in 65-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[5]  Subramanian S. Iyer,et al.  Heterogeneous Integration for Performance and Scaling , 2016, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[6]  Masum Hossain,et al.  A 40-Gb/s serial link transceiver in 28-nm CMOS technology , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[7]  W. R. Eisenstadt,et al.  S-parameter-based IC interconnect transmission line characterization , 1992 .

[8]  Saptadeep Pal,et al.  Heterogeneous Integration at Fine Pitch (≤ 10 µm) Using Thermal Compression Bonding , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[9]  J. Frei,et al.  Multiport $S$ -Parameter and $T$ -Parameter Conversion With Symmetry Extension , 2008 .

[10]  Vasilis F. Pavlidis,et al.  Interconnect design tradeoffs for silicon and glass interposers , 2014, 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS).

[11]  Guruprasad Katti,et al.  The cost study of 300mm through silicon interposer (TSI) with BEOL interconnect , 2013, 2013 IEEE 15th Electronics Packaging Technology Conference (EPTC 2013).

[13]  D. A. Frickey.  Conversions between S, Z, Y, H, ABCD, and T parameters which are valid for complex source and load impedances , 1994 .

[14]  Joungho Kim,et al.  Design and signal integrity analysis of high bandwidth memory (HBM) interposer in 2.5D terabyte/s bandwidth graphics module , 2016 .

[15]  Joungho Kim,et al.  Signal and power integrity design of 2.5D HBM (High bandwidth memory module) on SI interposer , 2016, 2016 Pan Pacific Microelectronics Symposium (Pan Pacific).

[16]  Puneet Gupta,et al.  Latency, Bandwidth and Power Benefits of the SuperCHIPS Integration Scheme , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).