论文信息 - Design and Simulation of Low-Power Multistage Amplifiers

Design and Simulation of Low-Power Multistage Amplifiers

This paper presents a low-power multistage amplifier with a novel capacitor-multiplier frequency compensation (CMFC) technique. The proposed compensation strategy can allow the circuit to occupy less silicon area and to drive large capacitive loads more effectively. Moreover, smaller physical capacitance results in higher gain-bandwidth product (GBW) and improved transient responses. Furthermore, the capacitor multiplier stage (CMS) embedded in CMFC creates a left-half plane (LHP) zero, which boosts the phase margin and enhances the stability of the amplifier. Implemented in a commercial 0.5-μm CMOS technology and driving 500pF capacitive load, a three-stage CMFC amplifier achieves over 120dB gain, 1.699MHz GBW and 1.625V/μS average slew rate, while only dissipating 330μW under 3.3V supply.

Ming Yuan Ren

[1] Hoi Lee,et al. A dual-path bandwidth extension amplifier topology with dual-loop parallel compensation , 2003 .

[2] Kong-Pang Pun,et al. Reversed nested Miller compensation with voltage buffer and nulling resistor , 2003, IEEE J. Solid State Circuits.

[3] Johan H. Huijsing,et al. Frequency Compensation Techniques for Low-Power Operational Amplifiers , 1995 .

[4] Georges Gielen,et al. Symbolic analysis methods and applications for analog circuits: a tutorial overview , 1994, Proc. IEEE.

[5] Hoi Lee,et al. Active-feedback frequency-compensation technique for low-power multistage amplifiers , 2003, IEEE J. Solid State Circuits.

[6] Johan H. Huijsing,et al. A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .

[7] P. K. Chan,et al. Gain-enhanced feedforward path compensation technique for pole-zero cancellation at heavy capacitive loads , 2003 .

[8] Gaetano Palumbo,et al. Design guidelines for reversed nested Miller compensation in three-stage amplifiers , 2003, IEEE Trans. Circuits Syst. II Express Briefs.