HArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms

Developing heterogeneous multicore platforms requires choosing the best hardware configuration for mapping the application, and modifying that application so that different parts execute on the most appropriate hardware component. The hArtes toolchain provides the option of automatic or semi-automatic support for this mapping. During test and validation on several computation-intensive applications, hArtes achieved substantial speedups and drastically reduced development times.

[1]  Edward A. Lee,et al.  Taming heterogeneity - the Ptolemy approach , 2003, Proc. IEEE.

[2]  Antonino Tumeo,et al.  Performance estimation for task graphs combining sequential path profiling and control dependence regions , 2009, 2009 7th IEEE/ACM International Conference on Formal Methods and Models for Co-Design.

[3]  Wayne Luk,et al.  Mapping and scheduling with task clustering for heterogeneous computing systems , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[4]  Stamatis Vassiliadis,et al.  The MOLEN polymorphic processor , 2004, IEEE Transactions on Computers.

[5]  Vlad Mihai Sima,et al.  Runtime Memory Allocation in a Heterogeneous Reconfigurable Platform , 2009, 2009 International Conference on Reconfigurable Computing and FPGAs.

[6]  Stamatis Vassiliadis,et al.  DWARV: Delftworkbench Automated Reconfigurable VHDL Generator , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[7]  Gianluca Palermo,et al.  Automatic Parallelization of Sequential Specifications for Symmetric MPSoCs , 2007, IESS.

[8]  Wayne Luk,et al.  A high-level compilation toolchain for heterogeneous systems , 2009, 2009 IEEE International SOC Conference (SOCC).