DESIGN METHODOLOGIES FOR DYNAMIC RECONFIGURABLE MULTI-FPGA SYSTEMS

[1]  Marco D. Santambrogio,et al.  Fast IP-Core Generation in a Partial Dynamic Reconfiguration Workflow , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[2]  Gerald Estrin,et al.  Organization of computer systems: the fixed plus variable structure computer , 1960, IRE-AIEE-ACM '60 (Western).

[3]  Emden R. Gansner,et al.  Drawing graphs with dot , 2006 .

[4]  Andrew B. Kahng,et al.  Multilevel circuit partitioning , 1997, DAC.

[5]  Laura A. Sanchis,et al.  Multiple-Way Network Partitioning , 1989, IEEE Trans. Computers.

[6]  Roberto Cordone,et al.  Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[8]  Erich Barke,et al.  Hierarchical partitioning , 1996, Proceedings of International Conference on Computer Aided Design.

[9]  Román Hermida,et al.  Placement Optimization Based on Global Routing Updating for System Partitioning onto Multi-FPGA Mesh Topologies , 1999, FPL.

[10]  Vipin Kumar,et al.  Multilevel k-way hypergraph partitioning , 1999, DAC '99.

[11]  Sadiq M. Sait,et al.  Evolutionary algorithms for VLSI multi-objective netlist partitioning , 2006, Eng. Appl. Artif. Intell..

[12]  Ranga Vemuri,et al.  An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures , 1998, IPPS/SPDP Workshops.

[13]  Ulrich Rückert,et al.  Partial Dynamic Reconfiguration in a Multi-FPGA Clustered Architecture Based on Linux , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[14]  Vipin Kumar,et al.  A New Algorithm for Multi-objective Graph Partitioning , 1999, Euro-Par.

[15]  Marco D. Santambrogio,et al.  SEU mitigation for sram-based fpgas through dynamic partial reconfiguration , 2007, GLSVLSI '07.

[16]  Carl Sechen,et al.  A timing driven N-way chip and multi-chip partitioner , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[17]  Anant Agarwal,et al.  Logic emulation with virtual wires , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Brian W. Kernighan,et al.  An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..

[19]  Pong P. Chu.  RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability , 2006 .

[20]  R. M. Mattheyses,et al.  A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.

[21]  Emden R. Gansner,et al.  Graphviz and Dynagraph – Static and Dynamic Graph Drawing Tools , 2003 .

[22]  Jason Cong,et al.  A Parallel Bottom-up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design , 1993, 30th ACM/IEEE Design Automation Conference.

[23]  S. Dutt.  New faster Kernighan-Lin-type graph-partitioning algorithms , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[24]  José Ignacio Hidalgo,et al.  A parallel compact genetic algorithm for multi-FPGA partitioning , 2001, Proceedings Ninth Euromicro Workshop on Parallel and Distributed Processing.

[25]  Gaetano Borriello,et al.  Logic Partition Orderings for Multi-FPGA Systems , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[26]  Thomas Kutzschebauch,et al.  Regularity driven logic synthesis , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[27]  Jeremy G. Siek,et al.  The Boost Graph Library - User Guide and Reference Manual , 2001, C++ in-depth series.

[28]  Gianluca Tempesti,et al.  CONFETTI : A reconfigurable hardware platform for prototyping cellular architectures , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[29]  George Karypis,et al.  Multilevel k-way Partitioning Scheme for Irregular Graphs , 1998, J. Parallel Distributed Comput..

[30]  R. Engelbrecht,et al.  DIGEST of TECHNICAL PAPERS , 1959 .

[31]  Theodore W. Manikas,et al.  Genetic Algorithms vs. Simulated Annealing: A Comparison of Approaches for Solving the Circuit Partitioning Problem , 1996 .

[32]  Sadiq M. Sait,et al.  Vlsi physical design automation , 1995 .

[33]  Gabriele Saucier,et al.  A hierarchy-driven FPGA partitioning method , 1997, DAC.

[34]  Mohammed A. S. Khalid.  ROUTING ARCHITECTURE AND LAYOUT SYNTHESIS FOR MULTI-FPGA SYSTEMS , 1999 .

[35]  Scott Hauck,et al.  Multi-FPGA systems , 1996 .

[36]  Shashi Shekhar,et al.  Multilevel hypergraph partitioning: applications in VLSI domain , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[37]  Andrew B. Kahng,et al.  Futures for Partitioning in Physical Design , 1998 .

[38]  Sadiq M. Sait,et al.  General iterative heuristics for VLSI multiobjective partitioning , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[39]  Shantanu Dutt,et al.  A probability-based approach to VLSI circuit partitioning , 1996, DAC '96.

[40]  C. Niessen.  Hierarchical design methodologies and tools for VLSI chips , 1983, Proceedings of the IEEE.

[41]  Wen-Jong Fang,et al.  Integrating HDL Synthesis and Partitioning for Multi-FPGA Designs , 1998, IEEE Des. Test Comput..

[42]  Jan M. Rabaey,et al.  Exploiting regularity for low-power design , 1996, ICCAD 1996.

[43]  C. Y. Lee.  An Algorithm for Path Connections and Its Applications , 1961, IRE Trans. Electron. Comput..

[44]  Wen-Jong Fang,et al.  Multiway FPGA partitioning by fully exploiting design hierarchy , 2000, TODE.

[45]  Scott Hauck,et al.  The roles of FPGAs in reprogrammable systems , 1998, Proc. IEEE.

[46]  José Ignacio Hidalgo,et al.  Partitioning and placement for multi-FPGA systems using genetic algorithms , 2000, Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future.