LS-Sig: Locality-Sensitive Signatures for Transactional Memory
暂无分享,去创建一个
[1] Scott A. Mahlke,et al. Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory , 2009, PLDI '09.
[2] Harish Patil,et al. Pin: building customized program analysis tools with dynamic instrumentation , 2005, PLDI '05.
[3] Marc Lupon,et al. FASTM: A Log-based Hardware Transactional Memory with Fast Abort Recovery , 2009, 2009 18th International Conference on Parallel Architectures and Compilation Techniques.
[4] Josep Torrellas,et al. Bulk Disambiguation of Speculative Threads in Multiprocessors , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).
[5] David A. Wood,et al. LogTM: log-based transactional memory , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..
[6] Stark C. Draper,et al. Notary: Hardware techniques to enhance signatures , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.
[7] David A. Wood,et al. Variability in architectural simulations of multi-threaded workloads , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..
[8] Kunle Olukotun,et al. STAMP: Stanford Transactional Applications for Multi-Processing , 2008, 2008 IEEE International Symposium on Workload Characterization.
[9] Milo M. K. Martin,et al. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset , 2005, CARN.
[10] Milo M. K. Martin,et al. Making the fast case common and the uncommon case simple in unbounded transactional memory , 2007, ISCA '07.
[11] Burton H. Bloom,et al. Space/time trade-offs in hash coding with allowable errors , 1970, CACM.
[12] Quinn Jacobson,et al. Architectural Support for Software Transactional Memory , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).
[13] Mark Moir,et al. Early experience with a commercial hardware transactional memory implementation , 2009, ASPLOS.
[14] Fredrik Larsson,et al. Simics: A Full System Simulation Platform , 2002, Computer.
[15] Norman P. Jouppi,et al. CACTI: an enhanced cache access and cycle time model , 1996, IEEE J. Solid State Circuits.
[16] David A. Wood,et al. LogTM-SE: Decoupling Hardware Transactional Memory from Caches , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.
[17] Maurice Herlihy,et al. Virtualizing transactional memory , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[18] Kunle Olukotun,et al. Transactional memory coherence and consistency , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[19] Josep Torrellas,et al. BulkSC: bulk enforcement of sequential consistency , 2007, ISCA '07.
[20] Piotr Indyk,et al. Approximate nearest neighbors: towards removing the curse of dimensionality , 1998, STOC '98.
[21] Daniel Sánchez,et al. Implementing Signatures for Transactional Memory , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).
[22] Bradley C. Kuszmaul,et al. Unbounded Transactional Memory , 2005, HPCA.
[23] Emilio L. Zapata,et al. Improving Signatures by Locality Exploitation for Transactional Memory , 2009, 2009 18th International Conference on Parallel Architectures and Compilation Techniques.
[24] Peter J. Denning. The locality principle , 2005, Commun. ACM.
[25] Michael Mitzenmacher,et al. Distance-Sensitive Bloom Filters , 2006, ALENEX.
[26] Dan Wu,et al. DTM: Decoupled Hardware Transactional Memory to Support Unbounded Transaction and Operating System , 2009, 2009 International Conference on Parallel Processing.
[27] Larry Carter,et al. Universal Classes of Hash Functions , 1979, J. Comput. Syst. Sci..
[28] Kunle Olukotun,et al. An effective hybrid transactional memory system with strong isolation guarantees , 2007, ISCA '07.
[29] Moses Charikar,et al. Similarity estimation techniques from rounding algorithms , 2002, STOC '02.
[30] Michael L. Scott,et al. Flexible Decoupled Transactional Memory Support , 2008, 2008 International Symposium on Computer Architecture.
[31] Koen De Bosschere,et al. XOR-based hash functions , 2005, IEEE Transactions on Computers.
[32] Michael F. Spear,et al. An integrated hardware-software approach to flexible transactional memory , 2007, ISCA '07.
[33] Maurice Herlihy,et al. Transactional Memory: Architectural Support For Lock-free Data Structures , 1993, Proceedings of the 20th Annual International Symposium on Computer Architecture.
[34] Kunle Olukotun,et al. The common case transactional behavior of multithreaded programs , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..
[35] Satish Narayanasamy,et al. Unbounded page-based transactional memory , 2006, ASPLOS XII.
[36] M. V. Ramakrishna,et al. Efficient Hardware Hashing Functions for High Performance Computers , 1997, IEEE Trans. Computers.
[37] Norman P. Jouppi,et al. CACTI 6.0: A Tool to Model Large Caches , 2009 .
[38] Jeffrey T. Draper,et al. Locality-aware adaptive grain signatures for Transactional Memories , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing (IPDPS).
[39] J. Gregory Steffan,et al. Application-specific signatures for transactional memory in soft processors , 2011, TRETS.
[40] Marc Lupon,et al. A Dynamically Adaptable Hardware Transactional Memory , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.
[41] Christopher J. Hughes,et al. Hybrid transactional memory , 2006, PPoPP '06.
[42] Mateo Valero,et al. EazyHTM: EAger-LaZY hardware Transactional Memory , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[43] Hiroaki Kobayashi,et al. Modeling of cache access behavior based on Zipf's law , 2008, MEDEA '08.
[44] T. N. Vijaykumar,et al. LiteTM: Reducing transactional state overhead , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.
[45] David A. Wood,et al. TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory , 2008, 2008 International Symposium on Computer Architecture.
[46] Mark Moir,et al. PhTM: Phased Transactional Memory , 2007 .