Power Mitigation by Performance Equalization in a Heterogeneous Reconfigurable Multicore Architecture

This paper presents an integrated self-aware computing model mitigating the power dissipation of a heterogeneous reconfigurable multicore architecture by dynamically scaling the operating frequency of each core. The power mitigation is achieved by equalizing the performance of all the cores for an uninterrupted exchange of data. The multicore platform consists of heterogeneous Coarse-Grained Reconfigurable Arrays (CGRAs) of application-specific sizes and a Reduced Instruction-Set Computing (RISC) core. The CGRAs and the RISC core are integrated with each other over a Network-on-Chip (NoC) of six nodes arranged in a topology of two rows and three columns. The RISC core constantly monitors and controls the performance of each CGRA accelerator by adjusting the operating frequencies unless the performance of all the CGRAs is optimally balanced over the platform. The CGRA cores on the platform are processing some of the most computationally-intensive signal processing algorithms while the RISC core establishes packet based synchronization between the cores for computation and communication. All the cores can access each other’s computational and memory resources while processing the kernels simultaneously and independently of each other. Besides general-purpose processing and overall platform supervision, the RISC processor manages performance equalization among all the cores which mitigates the overall dynamic power dissipation by 20.7 % for a proof-of-concept test.

[1]  Jari Nurmi,et al.  A dedicated DMA logic addressing a time multiplexed memory to reduce the effects of the system bus bottleneck , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[2]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[3]  Jari Nurmi,et al.  Evaluation of Radix-2 and Radix-4 FFT processing on a reconfigurable platform , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[4]  Ulrich Heinkel,et al.  MORPHEUS: A heterogeneous dynamically reconfigurable platform for designing highly complex embedded systems , 2013, TECS.

[5]  Rudy Lauwereins,et al.  ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.

[6]  George Kurian,et al.  Self-aware computing in the Angstrom processor , 2012, DAC Design Automation Conference 2012.

[7]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[8]  Hideharu Amano,et al.  Design and Implementation of Adaptive Viterbi Decoder for Using A Dynamic Reconfigurable Processor , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[9]  Gerard J. M. Smit,et al.  Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Jari Nurmi,et al.  Effects of scaling a coarse-grain reconfigurable array on power and energy consumption , 2012, 2012 International Symposium on System on Chip (SoC).

[11]  Cheol Hong Kim,et al.  Adaptive Dynamic Frequency Scaling for Thermal-Aware 3D Multi-core Processors , 2012, ICCSA.

[12]  Ming-Der Shieh,et al.  A reconfigurable architecture for entropy decoding and IDCT in H.264 , 2009, 2009 International Symposium on VLSI Design, Automation and Test.

[13]  Jari Nurmi,et al.  Designing Fast Fourier Transform Accelerators for Orthogonal Frequency-Division Multiplexing Systems , 2012, J. Signal Process. Syst..

[14]  Xi Chen,et al.  Dynamic voltage and frequency scaling for shared resources in multicore processor designs , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[15]  Gabriele Pulini,et al.  Flexeos Embedded FPGA Solution , 2009 .

[16]  Jari Nurmi,et al.  A reconfigurable SoC tailored to Software Defined Radio applications , 2009, 2009 NORCHIP.

[17]  Steven Swanson,et al.  Conservation cores: reducing the energy of mature computations , 2010, ASPLOS 2010.

[18]  Michael Bedford Taylor,et al.  Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse , 2012, DAC Design Automation Conference 2012.

[19]  Jari Nurmi,et al.  General-Purpose Embedded Processor Cores – The COFFEE RISC Example , 2007 .

[20]  Jari Nurmi,et al.  Application-driven dimensioning of a Coarse-Grain Reconfigurable Array , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[21]  Axel Jantsch,et al.  Dark silicon aware power management for manycore systems under dynamic workloads , 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD).

[22]  Jari Nurmi,et al.  Improving Reconfigurable Hardware Energy Efficiency and Robustness via DVFS-Scaled Homogeneous MP-SoC , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[23]  Jari Nurmi,et al.  A coarse-grain reconfigurable architecture for multimedia applications featuring subword computation capabilities , 2008, Journal of Real-Time Image Processing.

[24]  Jari Nurmi,et al.  CREMA: A coarse-grain reconfigurable array with mapping adaptiveness , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[25]  Markus Weinhardt,et al.  PACT XPP—A Self-Reconfigurable Data Processing Architecture , 2003, The Journal of Supercomputing.

[26]  Hannu Tenhunen,et al.  Energy-aware-task-parallelism for efficient dynamic voltage, and frequency scaling, in CGRAs , 2013, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS).

[27]  Jari Nurmi,et al.  Constraint-driven frequency scaling in a Coarse Grain Reconfigurable Array , 2014, 2014 International Symposium on System-on-Chip (SoC).

[28]  Andrea Lodi,et al.  A dynamically adaptive DSP for heterogeneous reconfigurable platforms , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.