Fault simulation and response compaction in full scan circuits using HOPE

This paper presents results on fault simulation and response compaction on ISCAS 89 full scan sequential benchmark circuits using HOPE-a fault simulator developed for synchronous sequential circuits that employs parallel fault simulation with heuristics to reduce simulation time in the context of design space-efficient support hardware for built-in self-testing of VLSI circuits. The techniques utilized in the paper take advantage of sequence characterization developed previously by the authors for response data compaction in the case of ISCAS 85 combinational benchmark circuits, using ATALANTA, FSIM, and COMPACTEST, under conditions of both stochastic independence and dependence of single and double line errors, and then apply these concepts to the case of full scan sequential benchmark circuits using the fault simulator HOPE.

[1]  Mansour H. Assaf.  Space compactor design for built-in self-testing of VLSI circuits from compact test sets using sequence characterization and failure probabilities. , 1996 .

[2]  Prab Varma,et al.  A structured test re-use methodology for core-based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  John P. Hayes,et al.  Efficient test response compression for multiple-output circuits , 1994, Proceedings., International Test Conference.

[4]  Dong Sam Ha,et al.  AN EFFICIENT, FORWARD FAULT SIMULATION ALGORITHM BASED ON THE PARALLEL PATTERN SINGLE FAULT PROPAGAT , 1991, 1991, Proceedings. International Test Conference.

[5]  Dong Sam Ha,et al.  HOPE: an efficient parallel fault simulator for synchronous sequential circuits , 1992, DAC '92.

[6]  Wen-Ben Jone,et al.  Data compression in space under generalized mergeability based on concepts of cover table and frequency ordering , 2002, IEEE Trans. Instrum. Meas..

[7]  S.R. Das.  Built-in self-testing of VLSI circuits-getting errors to catch themselves , 1991, IEEE Potentials.

[8]  John R. Kuban,et al.  Self-Testing the Motorola MC6804P2 , 1984, IEEE Design & Test of Computers.

[9]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[10]  Dong Sam Ha,et al.  New methods of improving parallel fault simulation in synchronous sequential circuits , 1993, ICCAD.

[11]  Mark G. Karpovsky,et al.  Testing Computer Hardware through Data Compression in Space and Time , 1983, ITC.

[12]  Jacob Savir,et al.  Syndrome-Testable Design of Combinational Circuits , 1980, IEEE Transactions on Computers.

[13]  Jacob Savir.  Reducing the MISR Size , 1996, IEEE Trans. Computers.

[14]  Nur A. Touba,et al.  Synthesis of zero-aliasing elementary-tree space compactors , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[15]  Edward McCluskey,et al.  Built-In Self-Test Techniques , 1985, IEEE Design & Test of Computers.

[16]  Alexander Miczo,et al.  Digital logic testing and simulation , 1986 .

[17]  Wen-Ben Jone,et al.  Multiple-output parity bit signature for exhaustive testing , 1990, J. Electron. Test..

[18]  Yervant Zorian,et al.  Test requirements for embedded core-based systems and IEEE P1500 , 1997, Proceedings International Test Conference 1997.

[19]  Thomas W. Williams,et al.  Testing Logic Networks and Designing for Testability , 1979, Computer.

[20]  Dhiraj K. Pradhan,et al.  A New Framework for Designing and Analyzing BIST Techniques and Zero Aliasing Compression , 1991, IEEE Trans. Computers.

[21]  Yervant Zorian,et al.  Principles of testing electronic systems , 2000 .

[22]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[23]  Irith Pomeranz,et al.  COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[24]  J. P. Robinson,et al.  Space Compression Methods With Output Data Modification , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Wen-Ben Jone,et al.  Fault tolerance in systems design in VLSI using data compression under constraints of failure probabilities , 2001, IEEE Trans. Instrum. Meas..

[26]  Prawat Nagvajara,et al.  Optimal Robust Compression of Test Responses , 1990, IEEE Trans. Computers.

[27]  Jacob A. Abraham,et al.  Test Generation for Microprocessors , 1980, IEEE Transactions on Computers.

[28]  Sunil R. Das,et al.  Space compression revisited , 2000, IEEE Trans. Instrum. Meas..

[29]  Siyad C. Ma,et al.  Testability Features of the AMD-K6 Microprocessor , 1998, IEEE Des. Test Comput..

[30]  Krishnendu Chakrabarty,et al.  Space compaction of test responses for IP cores using orthogonal transmission functions , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[31]  Sudhakar M. Reddy,et al.  Convolutional compaction of test responses , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[32]  John P. Hayes,et al.  CHECK SUM METHODS FOR TEST DATA COMPRESSION. , 1976 .

[33]  M. Gruetzner,et al.  Aliasing Errors in Signature in Analysis Registers , 1987, IEEE Design & Test of Computers.

[34]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique for test cost reduction , 2002, Proceedings. International Test Conference.

[35]  Krishnendu Chakrabarty.  Test response compaction for built-in self testing , 1996 .

[36]  Jeff Brauch,et al.  Design of Cache Test Hardware on the HP PA8500 , 1998, IEEE Des. Test Comput..

[37]  Parag K. Lala,et al.  Fault tolerant and fault testable hardware design , 1985 .

[38]  Wen-Ben Jone,et al.  A novel approach to designing aliasing-free space compactors based on switching theory formulation , 2001, IMTC 2001. Proceedings of the 18th IEEE Instrumentation and Measurement Technology Conference. Rediscovering Measurement in the Age of Informatics (Cat. No.01CH 37188).

[39]  Vishwani D. Agrawal,et al.  A Tutorial on Built-In Self-Test, Part 2: Applications , 1993, IEEE Des. Test Comput..

[40]  Krishnendu Chakrabarty,et al.  Test Resource Partitioning for System-on-a-Chip , 2002, Frontiers in electronic testing.

[41]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[42]  R. Daniels,et al.  Built-In Self-Test Trends in Motorola Microprocessors , 1985, IEEE Design & Test of Computers.

[43]  Alfred K. Susskind,et al.  Testing by Verifying Walsh Coefficients , 1983, IEEE Transactions on Computers.

[44]  Wen-Ben Jone,et al.  An improved output compaction technique for built-in self-test in VLSI circuits , 1995, Proceedings of the 8th International Conference on VLSI Design.

[45]  Sheldon B. Akers,et al.  A parity bit signature for exhaustive testing , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[46]  Rochit Rajsuman.  System-On-A-Chip: Design and Test , 2000 .

[47]  Mehdi Baradaran Tahoori,et al.  Fault grading FPGA interconnect test configurations , 2002, Proceedings. International Test Conference.

[48]  H. K. Lee,et al.  HOPE: an efficient parallel fault simulator , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[49]  Derek Feltham,et al.  Pentium Pro Processor Design for Test and Debug , 1998, IEEE Des. Test Comput..

[50]  Nirmal R. Saxena,et al.  A Unified View of Test Compression Methods , 1987, IEEE Transactions on Computers.

[51]  Sharad C. Seth,et al.  An Analysis of the Use of Rademacher-Walsh Spectrum in Compact Testing , 1984, IEEE Trans. Computers.

[52]  Wen-Ben Jone,et al.  Parity bit signature in response data compaction and built-in self-testing of VLSI circuits with nonexhaustive test sets , 2003, IEEE Trans. Instrum. Meas..

[53]  Sunil R. Das,et al.  Test-set embedding based on width compression for mixed-mode BIST , 2000, IEEE Trans. Instrum. Meas..

[54]  John P. Hayes,et al.  Transition Count Testing of Combinational Logic Circuits , 1976, IEEE Transactions on Computers.

[55]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[56]  Sudhakar M. Reddy,et al.  A Data Compression Technique for Built-In Self-Test , 1988, IEEE Trans. Computers.