Delay defect coverage for FPGA test configurations based on statistical evaluation

Testing for performance problems of FPGAs has become an important task for ever-increasingly advanced technology. To develop effective testing methodologies, a tool to independently evaluate the quality of test configurations is therefore much needed. In this paper, we present a method to calculate coverages of randomly distributed multiple delay defects in FPGAs. The evaluation algorithm can also identify target paths which are not covered in the current configurations, but can contribute to the quality of the tests. It is shown that the reported metrics can be used to quantify the coverage of delay defects and also further improve high-quality test configurations.

[1]  Yervant Zorian,et al.  Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..

[2]  Andrzej Krasniewski.  Self-testing of FPGA delay faults in the system environment , 2000, Proceedings 6th IEEE International On-Line Testing Workshop (Cat. No.PR00646).

[3]  C. H. Stapper,et al.  Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product , 1980, IBM J. Res. Dev..

[4]  Mehdi Baradaran Tahoori,et al.  Techniques and algorithms for fault grading of FPGA interconnect test configurations , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Andrzej Krasniewski.  Testing FPGA delay faults in the system environment is very different from "ordinary" delay fault testing , 2001, Proceedings Seventh International On-Line Testing Workshop.

[6]  Cheng-Wen Wu,et al.  Testing interconnects of dynamic reconfigurable FPGAs , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[7]  Cheng-Wen Wu,et al.  An application-independent delay testing methodology for island-style FPGA , 2004 .

[8]  Andrzej Krasniewski.  Application-dependent testing of FPGA delay faults , 1999, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium.

[9]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[10]  M. A. Bayoumi,et al.  Defect clustering viewed through generalized Poisson distribution , 1992 .

[11]  Weidong Xu,et al.  Rothko: A Three-Dimensional FPGA , 1998, IEEE Des. Test Comput..

[12]  Cheng-Wen Wu,et al.  RAMSES: a fast memory fault simulator , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[13]  Premachandran R. Menon,et al.  BIST-based delay path testing in FPGA architectures , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[14]  Fabrizio Lombardi,et al.  An approach for testing programmable/configurable field programmable gate arrays , 1996, Proceedings of 14th VLSI Test Symposium.

[15]  Hideo Fujiwara,et al.  Universal test complexity of field-programmable gate arrays , 1995, Proceedings of the Fourth Asian Test Symposium.