A datapath generator for full-custom macros of iterative logic arrays

A new flexible datapath generator which allows the automated design of full-custom macros covering dedicated filter structures as well as programmable DSP cores is presented. The underlying concept combines the advantages of full-custom designs concerning power dissipation, silicon area, and throughput rate with a moderate design effort. In addition, the datapath generator can be easily included in existing semi-custom design flows. This enables highly efficient VLSI implementations of optimized full-custom macros (datapaths) embedded into synthesized standard cell designs covering uncritical structures in terms of area, power, and throughput (e.g. control paths) using common design flows. In order to demonstrate the datapath generator assisted design flow, the implementation of a time-shared correlator is presented as an example.

[1]  Sadiq M. Sait,et al.  Vlsi physical design automation , 1995 .

[2]  B. Santo,et al.  Solid State , 2012 .

[3]  L. Geppert.  Solid state [Trends/developments] , 1996, IEEE Spectrum.

[4]  Sadiq M. Sait,et al.  VLSI Physical Design Automation - Theory and Practice , 1995, Lecture Notes Series on Computing.

[5]  L. Geppert.  Solid state [Development forecast] , 1997, IEEE Spectrum.

[6]  C. Y. Roger Chen,et al.  LILA: layout generation for iterative logic arrays , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[8]  Martin D. F. Wong,et al.  Echelon: a multilayer detailed area router , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  T. G. Noll,et al.  A cascadable 200 GOPS motion estimation chip for HDTV applications , 1996, Proceedings of Custom Integrated Circuits Conference.

[10]  Gilles Privat,et al.  Design of digital filters for advanced telecommunications ASIC's using a special-purpose silicon compiler , 1991 .

[11]  H. Samueli,et al.  Design techniques for silicon compiler implementations of high-speed FIR digital filters , 1996 .

[12]  T. G. Noll,et al.  A new mapping technique for automated design of highly efficient multiplexed FIR digital filters , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[13]  L. Fanucci.  Design of an ASIC for fast signal recognition and code acquisition in DS-SS-CDMA receivers , 1996, Proceedings of ISSSTA'95 International Symposium on Spread Spectrum Techniques and Applications.