Design and Modeling Methodology of Vertical Interconnects for 3DI Applications
暂无分享,去创建一个
Xiaoxiong Gu | Fei Liu | R Gordin | D Goren | S Shlafman | D Elad | M Scheuermann | A Young | C Tyberg | X. Gu | A. Young | R. Gordin | S. Shlafman | D. Goren | M. Scheuermann | D. Elad | C. Tyberg | Fei Liu
[1] R. Carmon,et al. The Closed Environment Concept in VLSI On-Chip Transmission Lines Design and Modeling , 2006, 2006 IEEE Workship on Signal Propagation on Interconnects.
[2] Thierry Lacrevaz,et al. Predictive High Frequency effects of substrate coupling in 3D integrated circuits stacking , 2009, 2009 IEEE International Conference on 3D System Integration.
[3] Philip G. Emma,et al. Interconnects in the Third Dimension: Design Challenges for 3D ICs , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[4] Pascal Ancey,et al. Modelling of Through Silicon Via RF performance and impact on signal transmission in 3D integrated circuits , 2009, 2009 IEEE International Conference on 3D System Integration.
[5] H. A. Wheeler. Formulas for the Skin Effect , 1942, Proceedings of the IRE.
[6] Israel A. Wagner,et al. On-chip interconnect-aware design and modeling methodology based on high bandwidth transmission line devices , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[7] J. Knickerbocker,et al. A CMOS-compatible process for fabricating electrical through-vias in silicon , 2006, 56th Electronic Components and Technology Conference 2006.
[8] Israel A. Wagner,et al. An interconnect-aware methodology for analog and mixed signal design, based on high bandwidth (over 40 GHz) on-chip transmission line approach , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.