Device Design of SONOS Flash Memory Cell with Saddle Type Channel Structure
暂无分享,去创建一个
[1] J. Bokor,et al. FinFET SONOS flash memory for embedded applications , 2003, IEEE International Electron Devices Meeting 2003.
[2] Jong-Ho Lee,et al. Highly scalable saddle MOSFET for high-density and high-performance DRAM , 2005, IEEE Electron Device Letters.
[3] K. Itoh,et al. Simulation of sub-0.1- mu m MOSFETs with completely suppressed short-channel effect , 1993, IEEE Electron Device Letters.
[4] Byung-Gook Park,et al. Multi-level vertical channel SONOS nonvolatile memory on SOI , 2002, VLSIT 2002.
[5] Jong-Ho Lee,et al. Highly scalable saddle MOSFET for high-density and high-performance DRAM , 2005 .
[6] Young Min Kim,et al. Threshold-Voltage Modeling of Body-Tied FinFETs (Bulk FinFETs) , 2007, IEEE Transactions on Electron Devices.
[7] D. Kim,et al. The breakthrough in data retention time of DRAM using Recess-Channel-Array Transistor(RCAT) for 88 nm feature size and beyond , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).
[8] Y.J. Park,et al. Improvement of data retention time in DRAM using recessed channel array transistors with asymmetric channel doping for 80 nm feature size and beyond , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).
[9] Jong Duk Lee,et al. Multi-level vertical channel SONOS nonvolatile memory on SOI , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).
[10] Byung-Gook Park,et al. Highly scalable and reliable 2-bit/cell SONOS memory transistor beyond 50nm NVM technology using outer sidewall spacer scheme with damascene gate process , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..
[11] B. Eitan,et al. NROM: A novel localized trapping, 2-bit nonvolatile memory cell , 2000, IEEE Electron Device Letters.
[12] Kyoung-Rok Han,et al. Two-Bit/Cell Programming Characteristics of High-Density NOR-Type Flash Memory Device with Recessed Channel Structure and Spacer-Type Nitride Layer , 2006 .
[13] Donggun Park,et al. Twin SONOS memory with 30-nm storage nodes under a merged gate fabricated with inverted sidewall and damascene process , 2004, IEEE Electron Device Letters.