A proposed synthesis method for Application-Specific Instruction Set Processors

Due to the rapid technology advancement in integrated circuit era, the need for the high computation performance together with increasing complexity and manufacturing costs has raised the demand for high-performance configurable designs; therefore, the Application-Specific Instruction Set Processors (ASIPs) are widely used in SoC design. The automated generation of software tools for ASIPs is a commonly used technique, but the automated hardware model generation is less frequently applied in terms of final RTL implementations. Contrary to this, the final register-transfer level models are usually created, at least partly, manually. This paper presents a novel approach for automated hardware model generation for ASIPs. The new solution is based on a novel abstract ASIP model and a modeling language (Algorithmic Microarchitecture Description Language, AMDL) optimized for this architecture model. The proposed AMDL-based pre-synthesis method is based on a set of pre-defined VHDL implementation schemes, which ensure the qualities of the automatically generated register-transfer level models in terms of resource requirement and operation frequency. The design framework implementing the algorithms required by the synthesis method is also presented.

[1]  Holger Blume,et al.  Model-based exploration of the design space for heterogeneous systems on chip , 2002, Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors.

[2]  Heinrich Meyr,et al.  A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Bertrand Le Gal,et al.  Design of multi-mode application-specific cores based on high-level synthesis , 2012, Integr..

[4]  Luca Benini,et al.  VirtualSoC: A Full-System Simulation Environment for Massively Parallel Heterogeneous System-on-Chip , 2013, 2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum.

[5]  Edwin A. Harcourt,et al.  Generation Of Software Tools From Processor Descriptions For Hardware/software Codesign , 1997, Proceedings of the 34th Design Automation Conference.

[6]  Amer Baghdadi,et al.  From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Norbert Wehn,et al.  A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Nikil D. Dutt,et al.  Synthesis-driven exploration of pipelined embedded processors , 2004, 17th International Conference on VLSI Design. Proceedings..

[9]  Andreas Gerstlauer,et al.  An Interactive Design Environment for C-Based High-Level Synthesis of RTL Processors , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  J. M. Pierre Langlois,et al.  Customised soft processor design: a compromise between architecture description languages and parameterisable processors , 2013, IET Comput. Digit. Tech..

[11]  Amer Baghdadi,et al.  ASIP-Based Universal Demapper for Multiwireless Standards , 2009, IEEE Embedded Systems Letters.

[12]  Gábor Hosszú,et al.  A Proposed Novel Description Language in Digital System Modeling , 2015 .

[13]  Jürgen Becker,et al.  LImbiC: An adaptable architecture description language model for developing an application-specific image processor , 2013, 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[14]  John V. McCanny,et al.  Application-specific instruction set processor for SoC implementation of modern signal processing algorithms , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Luca Fanucci,et al.  Application-Specific Instruction-Set Processor for Retinex-Like Image and Video Processing , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Rajat Moona,et al.  High level synthesis from Sim-nML processor models , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[17]  Sandro Rigo,et al.  ArchC: a systemC-based architecture description language , 2004 .

[18]  Hiren D. Patel,et al.  synASM: A High-Level Synthesis Framework With Support for Parallel and Timed Constructs , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Nikil D. Dutt,et al.  EXPRESSION: a language for architecture exploration through compiler/simulator retargetability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[20]  Daniel Gajski,et al.  An Introduction to High-Level Synthesis , 2009, IEEE Design & Test of Computers.

[21]  H. Meyr,et al.  System-on-chip for communications: the dawn of ASIPs and the dusk of ASICs , 2003, 2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682).

[22]  Hai Lin,et al.  Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[24]  Gary Smith,et al.  High-Level Synthesis: Past, Present, and Future , 2009, IEEE Design & Test of Computers.

[25]  Jürgen Becker,et al.  A Heterogeneous Multicore System on Chip with Run-Time Reconfigurable Virtual FPGA Architecture , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[26]  Markus Freericks,et al.  Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[27]  Sharad Malik,et al.  From ASIC to ASIP: the next design discontinuity , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[28]  Paulo F. Flores,et al.  BioBlaze: Multi-core SIMD ASIP for DNA sequence alignment , 2013, 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors.

[29]  Gerard de Haan,et al.  Application specific instruction-set processor template for motion estimation in video applications , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[30]  Rainer Leupers,et al.  Optimization techniques for ADL-driven RTL processor synthesis , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[31]  Tim Good,et al.  Very small FPGA application-specific instruction processor for AES , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.