Qualitatively modelling the effects of electrical circuit faults
暂无分享,去创建一个
[1] Harry G. Barrow,et al. VERIFY: A Program for Proving Correctness of Digital Hardware Designs , 1984, Artif. Intell..
[2] M. Pollack. Letter to the Editor—The kth Best Route Through a Network , 1961 .
[3] G. J. Terry. Engineering system safety , 1991 .
[4] Johan de Kleer,et al. How Circuits Work , 1984, Artif. Intell..
[5] D. R. Fulkerson,et al. Flows in Networks. , 1964 .
[6] Brian C. Williams,et al. Qualitative Analysis of MOS Circuits , 1984, Artif. Intell..
[7] C J Price,et al. A Model-Based Approach to the Automation of Failure Mode Effects Analysis for Design , 1992 .
[9] Shimon Even,et al. Graph Algorithms , 1979 .
[10] Tom Bylander. A Theory of Consolidation for Reasoning about Devices , 1991, Int. J. Man Mach. Stud..
[11] James Evans,et al. Optimization algorithms for networks and graphs , 1992 .
[12] Gerald J. Sussman,et al. Electrical Design: A Problem for Artificial Intelligence Research , 1977, IJCAI.
[13] Edsger W. Dijkstra,et al. A note on two problems in connexion with graphs , 1959, Numerische Mathematik.