A system-level synthesis algorithm with guaranteed solution quality

Recently a number of heuristic based system-level synthesis algorithms have been proposed. Though these algorithms quickly generate good solutions, how close these solutions are to optimal is a question that is difficult to answer. While current exact techniques produce optimal results, they fail to produce them in reasonable time. This paper presents a synthesis algorithm that produces solutions of guaranteed quality (optimal in most cases or within a known bound) with practical synthesis times (few seconds to minutes). It takes a unified look (the lack of which is one of the main sources of sub-optimality in the heuristic techniques) at different aspects of system synthesis such as pipelining, selection, allocation, scheduling and FPGA reconfiguration. Our technique can handle both time constrained as well as resource constrained synthesis problems. We present results of our algorithm implemented as part of the Match project at Northwestern University.

[1]  Laurence A. Wolsey,et al.  Integer and Combinatorial Optimization , 1988, Wiley interscience series in discrete mathematics and optimization.

[2]  Alice C. Parker,et al.  SOS: Synthesis of application-specific heterogeneous multiprocessor systems , 2001, J. Parallel Distributed Comput..

[3]  Daniel Gajski,et al.  Hardware/software partitioning and pipelining , 1997, DAC.

[4]  Minh N. Do,et al.  Youn-Long Steve Lin , 1992 .

[5]  Henk Corporaal,et al.  Design space exploration algorithm for heterogeneous multi-processor embedded system design , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[6]  J.T.J. van Eijndhoven,et al.  A data flow graph exchange standard , 1992, [1992] Proceedings The European Conference on Design Automation.

[7]  Niraj K. Jha,et al.  COHRA: hardware-software co-synthesis of hierarchical distributed embedded system architectures , 1998, Proceedings Eleventh International Conference on VLSI Design.

[8]  Alok Choudhary,et al.  An MILP Based Algorithm for Automatic System Level Synthesis , 1999 .

[9]  Miodrag Potkonjak,et al.  Optimal ILP-based Approach for Throughput Optimization Using Simultaneous Algorithm/Architecture Matching and Retiming , 1995, 32nd Design Automation Conference.

[10]  N.K. Jha,et al.  CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[11]  R. Brown,et al.  Algorithm development for an airborne real-time STAP demonstration , 1997, Proceedings of the 1997 IEEE National Radar Conference.