论文信息 - A scalable high-speed current-mode winner-take-all network for VLSI neural applications

A scalable high-speed current-mode winner-take-all network for VLSI neural applications

This paper describes a very flexible, high-speed current-mode winner-take-all network (WTA) for use in artificial neural systems. Since the WTA is based on a network of identical current switching cells requiring only adjacent transistor matching, it is particularly suited to use in large systems. In addition, since the network is based on a tree structure, very little space is occupied by interconnect, thus ensuring a very compact layout. This WTA has current (matching score) inputs and provides a buffered, binary encoded voltage output. >

[1] Bing J. Sheu,et al. A high-precision VLSI winner-take-all circuit for self-organizing neural networks , 1993 .

[2] Richard P. Lippmann,et al. An introduction to computing with neural nets , 1987 .

[3] John Taylor,et al. Design, implementation and evaluation of a high-speed integrated Hamming neural classifier , 1994 .

[4] Ugur Cilingiroglu. A charge-based neural Hamming classifier , 1993 .

[5] Edgar Sánchez-Sinencio,et al. A modular CMOS design of a Hamming network , 1992, IEEE Trans. Neural Networks.

[6] Andreas G. Andreou,et al. Current-mode subthreshold MOS circuits for analog VLSI neural systems , 1991, IEEE Trans. Neural Networks.

[7] Edgar Sanchez-Sinencio,et al. Min-net winner-take-all CMOS implementation , 1993 .

[8] Asad A. Abidi,et al. An 8 b CMOS vector A/D converter , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.