Optimization of global interconnects in high performance VLSI circuits
暂无分享,去创建一个
Min Tang | Jun-Fa Mao | J. Mao | M. Tang
[1] Azad Naeemi,et al. Optimal global interconnects for GSI , 2003 .
[2] Pawan Kapur,et al. Power estimation in global interconnects and its reduction using a novel repeater optimization methodology , 2002, DAC '02.
[3] Jamil Kawa,et al. Managing on-chip inductive effects , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[4] Jason Cong,et al. An efficient technique for device and interconnect optimization in deep submicron designs , 1998, ISPD '98.
[5] K. Banerjee,et al. Accurate analysis of on-chip inductance effects and implications for optimal repeater insertion and technology scaling , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).
[6] Takayasu Sakurai,et al. Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .
[7] K. Banerjee,et al. A global interconnect optimization scheme for nanometer scale VLSI with implications for latency, bandwidth, and power dissipation , 2004, IEEE Transactions on Electron Devices.
[8] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[9] 裕幸 飯田,et al. International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .
[10] Kaustav Banerjee,et al. A power-optimal repeater insertion methodology for global interconnects in nanometer designs , 2002 .
[11] Kaustav Banerjee,et al. Analysis of on-chip inductance effects for distributed RLC interconnects , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Ralph H. J. M. Otten,et al. Are wires plannable? , 2001, SLIP '01.