New concepts for the design of carry lookahead adders
暂无分享,去创建一个
[1] A. L. Fisher,et al. Ultrafast compact 32-bit CMOS adders in multiple-output domino logic , 1989 .
[2] H. T. Kung,et al. A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.
[3] Martine D. F. Schlag,et al. Analysis and Design of CMOS Manchester Adders with Variable Carry-Skip , 1990, IEEE Trans. Computers.
[4] Earl E. Swartzlander,et al. Optimizing Arithmetic Elements For Signal Processing , 1992, Workshop on VLSI Signal Processing.
[5] Silvio Turrini,et al. Optimal group distribution in carry-skip adders , 1989, Proceedings of 9th Symposium on Computer Arithmetic.
[6] Orest J. Bedrij. Carry-Select Adder , 1962, IRE Trans. Electron. Comput..
[7] David L. Pulfrey,et al. Design procedures for differential cascode voltage switch circuits , 1986 .
[8] Graham A. Jullien,et al. Analytical approach to sizing nFET chains , 1992 .
[9] Earl E. Swartzlander,et al. A Spanning Tree Carry Lookahead Adder , 1992, IEEE Trans. Computers.
[10] Jack Sklansky,et al. Conditional-Sum Addition Logic , 1960, IRE Trans. Electron. Comput..