A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage

In this paper, a 90-nm 128-Mcell non-volatile memory based on phase-change Ge2-Sb2-TeB alloy is presented. Memory cells are bipolar selected, and are based on a /xtrench architecture. Experimental investigation on multi-level cell (MLC) storage is addressed exploiting the chip MLC capability. To this end, a programming algorithm suitable for 2 bit/cell storage achieving tightly placed inner states (in terms of cell current or resistance) is proposed. Measurements showed the possibility of placing the required distinct cell current distributions, thus demonstrating the feasibility of the MLC phase-change memory (PCM) storage concept. Endurance tests were also carried out. Cumulative distribu tions after 2-bit/cell programming before cycling and after 100 k program cycles followed by 1 h/150 degC bake are presented. Experimental results on MLC endurance are also provided from a 180-nm 8-Mb PCM demonstrator with the same mutrench cell structure.

[1]  Kinam Kim,et al.  A 0.18 /spl mu/m 3.0 V 64 Mb non-volatile phase-transition random-access memory (PRAM) , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  R. Bez,et al.  An 8Mb demonstrator for high-density 1.8V Phase-Change Memories , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[3]  S. Lai,et al.  OUM - A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[4]  M. Avrami.  Kinetics of Phase Change. I General Theory , 1939 .

[5]  Y.C. Chen,et al.  Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[6]  Guido Torelli,et al.  4-Mb MOSFET-selected μtrench phase-change memory experimental chip , 2005 .

[7]  Byung-Gil Choi,et al.  A 90 nm 1.8 V 512 Mb Diode-Switch PRAM With 266 MB/s Read Throughput , 2008, IEEE Journal of Solid-State Circuits.

[8]  Byung-Gil Choi,et al.  A 0.1-$\mu{\hbox {m}}$ 1.8-V 256-Mb Phase-Change Random Access Memory (PRAM) With 66-MHz Synchronous Burst-Read Operation , 2007, IEEE Journal of Solid-State Circuits.

[9]  B. Gleixner,et al.  A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[10]  D. Ielmini,et al.  /spl mu/trench phase-change memory cell engineering and optimization , 2005, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..

[11]  Cristiano Niclass,et al.  A 0.18μm CMOS single-photon sensor for coaxial laser rangefinders , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[12]  A. Pirovano,et al.  Self-aligned μTrench phase-change memory cell architecture for 90nm technology and beyond , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.

[13]  B. Gleixner,et al.  Data Retention Characterization of Phase-Change Memory Arrays , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[14]  Kinam Kim,et al.  Enhanced write performance of a 64 Mb phase-change random access memory , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[15]  F. Pellizzer,et al.  Novel /spl mu/trench phase-change memory cell for embedded and stand-alone non-volatile memory applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[16]  J. A. Aseltine,et al.  The application of amorphous materials to computer memories , 1973 .

[17]  G. Torelli,et al.  Bit-Line Biasing Technique for Phase-Change Memories , 2004 .

[18]  W. A. Johnson.  Reaction Kinetics in Processes of Nucleation and Growth , 1939 .

[19]  Guido Torelli,et al.  Set-sweep programming pulse for phase-change memories , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[20]  R. Bez,et al.  4-Mb MOSFET-selected /spl mu/trench phase-change memory experimental chip , 2005, IEEE Journal of Solid-State Circuits.

[21]  R. Bez,et al.  Current status of chalcogenide phase change memory , 2005, 63rd Device Research Conference Digest, 2005. DRC '05..

[22]  S. Hudgens,et al.  Nonvolatile, high density, high performance phase-change memory , 2000, 2000 IEEE Aerospace Conference. Proceedings (Cat. No.00TH8484).

[23]  Ferdinando Bedeschi,et al.  A Multi-Level-Cell Bipolar-Selected Phase-Change Memory , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[24]  Byung-Gil Choi,et al.  Phase-Transition Random-Access Memory (PRAM) , 2004 .

[25]  Stanford R. Ovshinsky,et al.  Amorphous semiconductors for switching, memory, and imaging applications , 1973 .