An efficient Full-and-Elimination approach for floorplan area minimization
暂无分享,去创建一个
[1] Pearl Y. Wang,et al. VLSI placement and area optimization using a genetic algorithm to breed normalized postfix expressions , 2002, IEEE Trans. Evol. Comput..
[2] Yao-Wen Chang,et al. TCG-S: orthogonal coupling of P/sup */-admissible representations for general floorplans , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Jing Liu,et al. Moving Block Sequence and Organizational Evolutionary Algorithm for General Floorplanning With Arbitrarily Shaped Rectilinear Blocks , 2008, IEEE Transactions on Evolutionary Computation.
[4] Igor L. Markov,et al. Practical slicing and non-slicing block-packing without simulated annealing , 2004, GLSVLSI '04.
[5] Igor L. Markov,et al. Fixed-outline floorplanning: enabling hierarchical design , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[6] Yao-Wen Chang,et al. TCG: a transitive closure graph-based representation for non-slicing floorplans , 2001, DAC '01.
[7] Hai Zhou,et al. A Revisit to Floorplan Optimization by Lagrangian Relaxation , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[8] Yao-Wen Chang,et al. Modern floorplanning based on fast simulated annealing , 2005, ISPD '05.
[9] Yao-Wen Chang,et al. TCG-S: orthogonal coupling of P*-admissible representations for general floorplans , 2004, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).
[10] Yao-Wen Chang,et al. Modern floorplanning based on B/sup */-tree and fast simulated annealing , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.