Detection of high-κ and interfacial layer breakdown using the tunneling mechanism in a dual layer dielectric stack
暂无分享,去创建一个
[1] E. Cartier,et al. Reliability Challenges for CMOS Technology Qualifications With Hafnium Oxide/Titanium Nitride Gate Stacks , 2009, IEEE Transactions on Device and Materials Reliability.
[2] Hiroshi Iwai,et al. Bilayer gate dielectric study by scanning tunneling microscopy , 2007 .
[3] S. Dimitrijev. Principles of semiconductor devices , 2005 .
[4] J. Robertson. High dielectric constant gate oxides for metal oxide Si transistors , 2006 .
[5] Gabriella Ghidini,et al. A model of the stress induced leakage current in gate oxides , 2001 .
[6] “Smart” TDDB algorithm for investigating degradation in high-κ gate dielectric stacks under constant voltage stress , 2009 .
[7] Tao Yuan,et al. Charge trapping and dielectric relaxation in connection with breakdown of high-k gate dielectric stacks , 2006 .
[8] M. Houssa. High k Gate Dielectrics , 2003 .
[9] Howard R. Huff,et al. High dielectric constant materials : VLSI mosfet applications , 2005 .
[10] Marc Heyns,et al. Relation between stress-induced leakage current and time-dependent dielectric breakdown in ultra-thin gate oxides , 1999 .
[11] Kin Leong Pey,et al. The radial distribution of defects in a percolation path , 2008 .
[12] SiO2 interfacial layer as the origin of the breakdown of high-k dielectrics stacks , 2008 .