A Compact 30GIPS Real-Time Vision System RVS-2
暂无分享,去创建一个
This paper describes the Real-Time Vision System (RVS-2) which shows quite high performance for low-level image processing while it is implemented in compact size. The RVS-2 consists of a IMAP board, a video board and a host workstation and the IMAP board consists of eight highly integrated IMAP LSIs and a dedicated control LSI(RVSC). The IMAP chip integrates 2Mbytes image memory and 64 processor elements which operate in SIMD manner. The RVSC chip has functions to cany out global data operations efficiently without any interactions with the host workstation, as well as the functions for providing a instruction stream to IMAP chips. The peak performance of RVS-2 is 30GIPS and most of basic image processing are camed out within about 0.1 to 0.7ms, which is about 50 to 300 times faster than the video frame rate.
[1] T. J. Fountain,et al. The CLIP7A Image Processor , 1988, IEEE Trans. Pattern Anal. Mach. Intell..
[2] Shin'ichiro Okazaki,et al. Imap: Integrated Memory Array Processor , 1992, J. Circuits Syst. Comput..