Gain-enhanced feedforward path compensation technique for pole-zero cancellation at heavy capacitive loads

An improved frequency compensation technique is presented in this paper. It is based on a cascade of a voltage amplifier and a transconductor to form a composite gain-enhanced feedforward stage in a two-stage amplifier so as to broaden the gain bandwidth via low-frequency pole-zero cancellation at heavy capacitive loads, but yet without increasing substantial power consumption. The technique has been confirmed by the experimental results. An operational amplifier has been designed to drive a capacitive load of 300 pF. The amplifier exhibits a dc gain of 87 dB, a gain bandwidth of 10.4 MHz at 63.7/spl deg/ phase margin, an average slew rate of 3.5 V//spl mu/s, a compensation capacitor of only 6 pF while consuming 2.45 mW at a 3-V supply in a standard 0.6-/spl mu/m CMOS technology.

[1]  Ka Nang Leung,et al.  Three-stage large capacitive load amplifier with damping-factor-control frequency compensation , 2000, IEEE Journal of Solid-State Circuits.

[2]  V. R. Saari.  Low-Power High-Drive CMOS Operational Amplifiers , 1983 .

[3]  Johan H. Huijsing,et al.  Frequency Compensation Techniques for Low-Power Operational Amplifiers , 1995 .

[4]  P.R. Gray,et al.  MOS operational amplifier design-a tutorial overview , 1982, IEEE Journal of Solid-State Circuits.

[5]  A.S. Sedra,et al.  Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.

[6]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[7]  B.K. Ahuja,et al.  An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.

[8]  D. J. Allstot,et al.  A multistage amplifier technique with embedded frequency compensation , 1999, IEEE J. Solid State Circuits.

[9]  E. Sánchez-Sinencio,et al.  Multistage amplifier topologies with nested Gm-C compensation , 1997, IEEE J. Solid State Circuits.

[10]  Johan H. Huijsing,et al.  An Operational Amplifier with Multipath Miller Zero Cancellation for RHP Zero Removal , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.

[11]  D.J. Allstot,et al.  A high performance low power CMOS channel filter , 1980, IEEE Journal of Solid-State Circuits.

[12]  G. Temes,et al.  Analog MOS Integrated Circuits for Signal Processing , 1986 .

[13]  D.J. Allstot.  A precision variable-supply CMOS comparator , 1982, IEEE Journal of Solid-State Circuits.

[14]  Ka Nang Leung,et al.  Analysis of multistage amplifier-frequency compensation , 2001 .

[15]  R. Hogervorst,et al.  A programmable 1.5 V CMOS class-AB operational amplifier with hybrid nested Miller compensation for 120 dB gain and 6 MHz UGF , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[16]  Johan H. Huijsing,et al.  A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .