CRISP: a pipelined 32-bit microprocessor with 13-kbit of cache memory

The implementation and architecture of a 172, 163-transistor single-chip general-purpose 32-b microprocessor is described. The 16-MHz chip is fabricated using a single-metal double-poly 1.75-/spl mu/m CMOS technology and is capable of a peak execution rate of over one instruction/clock. Multiple on-chip catches, pipelining, and a one-cycle I/O protocol are utilized.

[1]  David R. Ditzel,et al.  Introduction to the CRISP Instruction Set Architecture , 1987, COMPCON.

[2]  David A. Patterson,et al.  The case for the reduced instruction set computer , 1980, CARN.

[3]  Robert B. Murray,et al.  Compiling for the CRISP Microprocessor , 1987, COMPCON.

[4]  C. M. Lee,et al.  High-speed compact circuits with CMOS , 1982 .

[5]  H. De Man,et al.  NP-CMOS: A Racefree - Dynamic CMOS Technique for Pipelined Logic Structures , 1982, ESSCIRC '82: Eighth European Solid-State Circuits Conference.

[6]  K. O'Connor.  Modular embedded cache memories for a 32b pipelined RISC microprocessor , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  David Ditzel,et al.  Using CAD Tools in the Design of CRISP , 1987, IEEE Design & Test of Computers.

[8]  C. M. Lee,et al.  Zipper CMOS , 1986, IEEE Circuits and Devices Magazine.

[9]  David R. Ditzel,et al.  Register allocation for free: The C machine stack cache , 1982, ASPLOS I.

[10]  N. H. E. Weste.  Mulga — an interactive symbolic layout system for the design of integrated circuits , 1981, The Bell System Technical Journal.

[11]  L.C. Parrillo,et al.  Twin-tub CMOS - A technology for VLSI circuits , 1980, 1980 International Electron Devices Meeting.

[12]  N. F. Goncalves,et al.  NORA: a racefree dynamic CMOS technique for pipelined logic structures , 1983 .

[13]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[14]  Thomas Szymanski,et al.  Goalie: A Space Efficient System for VLSI Artwork Analysis , 1985, IEEE Design & Test of Computers.

[15]  David R. Ditzel,et al.  Branch folding in the CRISP microprocessor: reducing branch delay to zero , 1987, ISCA '87.