论文信息 - Characterization of a Serializer ASIC Chip for the Upgrade of the ATLAS Muon Detector

Characterization of a Serializer ASIC Chip for the Upgrade of the ATLAS Muon Detector

We report on the design of a serializer ASIC to be used in the ATLAS forward muon detector for trigger data transmission. We discuss the performance of a prototype chip covering power dissipation, latency and stable operating line rate. Tests show that the serializer is capable of running at least at 5.76 Gbps with a bit error ratio below 1 ×10- 15, and a power consumption of 200 mW running at 4.8 Gbps. The latency between the start of loading 30 bits into the serializer to the transmission of the first bit from the serializer is measured to be about 6 ns.

[1] J. Metcalfe,et al. VMM1—An ASIC for Micropattern Detectors , 2012, IEEE Transactions on Nuclear Science.

[2] G. Aad,et al. The ATLAS Experiment at the CERN Large Hadron Collide , 2008 .

[3] G. Cervelli,et al. Radiation-induced edge effects in deep submicron CMOS transistors , 2005, IEEE Transactions on Nuclear Science.

[4] J. T. Childers,et al. Observation of a new particle in the search for the Standard Model Higgs boson with the ATLAS detector at the LHC , 2012 .

[5] Ziru Sang,et al. Trigger Data Serializer ASIC chip for the ATLAS New Small Wheel sTGC Detector , 2015 .

[6] Ryszard S. Romaniuk,et al. Observation of a new boson at a mass of 125 GeV with the CMS experiment at the LHC , 2012 .

[7] C. Mariotti. OBSERVATION OF A NEW BOSON AT A MASS OF 125 GEV WITH THE CMS EXPERIMENT AT THE LHC , 2015 .

[8] A. Goshaw. The ATLAS Experiment at the CERN Large Hadron Collider , 2008 .