LeAF: A low-overhead asymmetric frequency controller for NoC router interconnects
暂无分享,去创建一个
[1] Mahmut T. Kandemir,et al. Feedback control for providing QoS in NoC based multicores , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[2] Pedro B. Campos,et al. XL-STaGe: A cross-layer scalable tool for graph generation, evaluation and implementation , 2016, 2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS).
[3] Saurabh Dighe,et al. The 48-core SCC Processor: the Programmer's View , 2010, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis.
[4] Mario R. Casu,et al. DVFS Based on Voltage Dithering and Clock Scheduling for GALS Systems , 2012, 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems.
[5] Chita R. Das,et al. A case for dynamic frequency tuning in on-chip networks , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[6] Salvatore Monteleone,et al. Noxim: An open, extensible and cycle-accurate network on chip simulator , 2015, 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP).
[7] Tze-Chiang Chen,et al. Overcoming research challenges for CMOS scaling: industry directions , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.
[8] Sriram R. Vangal,et al. A 5-GHz Mesh Interconnect for a Teraflops Processor , 2007, IEEE Micro.
[9] Li-Shiuan Peh,et al. Leakage power modeling and optimization in interconnection networks , 2003, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03..
[10] Margaret Martonosi,et al. Formal online methods for voltage/frequency control in multiple clock domain microprocessors , 2004, ASPLOS XI.
[11] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[12] Axel Jantsch,et al. Networks on chip , 2003 .
[13] Mario R. Casu,et al. LAURA-NoC: Local Automatic Rate Adjustment in Network-on-Chips With a Simple DVFS , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.
[14] Hannu Tenhunen,et al. Power and Area Efficient Design of Network-on-Chip Router through Utilization of Idle Buffers , 2010, 2010 17th IEEE International Conference and Workshops on Engineering of Computer Based Systems.
[15] D.E. Quevedo,et al. Networked PID control , 2006, 2006 IEEE Conference on Computer Aided Control System Design, 2006 IEEE International Conference on Control Applications, 2006 IEEE International Symposium on Intelligent Control.
[16] Mikael Johansson,et al. Networked PID control: Tuning and outage compensation , 2010, IECON 2010 - 36th Annual Conference on IEEE Industrial Electronics Society.
[17] Radu Marculescu,et al. Variation-adaptive feedback control for networks-on-chip with multiple clock domains , 2008, 2008 45th ACM/IEEE Design Automation Conference.