Simulation and analysis of via in high speed circuit design

This paper establishes the simulation model of via in multilayer PCBs in CST,and analyzes the impact of via on signal integrity.In the last,it gives some simulation results of S parameter,TDR waveform and the delay time waveform.