Queue management for shared buffer and shared multi-buffer ATM switches

The design of the queue manager is of key importance for the shared buffer ATM switch architectures. We propose the recycling queue manager (RQM) with reduced hardware complexity by eliminating the external FIFO for the avail queue. By separating the shared buffer into cell and address memories, the power consumption of idle accesses in the RQM can be reduced, and the linked list bubbles can be removed. The required storage for the proposed RQM and other queue managers of existing shared buffer ATM switches are compared, considering delay/loss priorities and partial sharing. It is found that the RQM requires the least storage size for most cases, and the reduction is more significant as the switch dimension grows. A two-level RQM-based scheme, with reduced storage, is also proposed for the shared multi-buffer switch architecture. An RQM prototype chip supporting a 16/spl times/16 switch with two priority classes and back pressure capability was implemented and successfully tested to verify the proposed architecture.

[1]  E.W. Zegura,et al.  Architectures for ATM switching systems , 1993, IEEE Communications Magazine.

[2]  Takahiko Kozaki,et al.  32 x 32 Shared Buffer Type ATM Switch VLSI's for B-ISDN's , 1991, IEEE J. Sel. Areas Commun..

[3]  Hiroshi Kuwahara,et al.  Shared buffer memory switch for an ATM exchange , 1993, IEEE Trans. Commun..

[4]  K. Oshima,et al.  A 622-Mb/s 8*8 ATM switch chip set with shared multibuffer architecture , 1993 .

[5]  K. J. Schultz,et al.  CAM-based single-chip shared buffer ATM switch , 1994, Proceedings of ICC/SUPERCOMM'94 - 1994 International Conference on Communications.

[6]  K. Hirata,et al.  A 1.2-million transistor, 33-MHz, 20-b dictionary search processor (DISP) ULSI with a 160-kb CAM , 1990 .

[7]  R. Muller,et al.  A Multifunctional High Speed Switching Element for ATM Applications , 1991, ESSCIRC '91: Proceedings - Seventeenth European Solid-State Circuits Conference.

[8]  P. Glenn Gulak,et al.  Physical performance limits for shared buffer ATM switches , 1997, IEEE Trans. Commun..

[9]  Yoshio Matsuda,et al.  An efficient self-timed queue architecture for ATM switch LSI's , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[10]  Maura Turolla,et al.  A Fully Cmos 622 Mbit/s Atm Switching Element , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[11]  Yasuro Shobatake,et al.  A 400Mb/s 8x8 BICMOS ATM Switch LSI With 1280 On-chip Shared Memory , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.