Void formation over limiting current density and impurity analysis of TSV fabricated by constant-current pulse-reverse modulation

Abstract Microstructure and impurity incorporation are important in through-silicon via (TSV) fabrication due to their relationships to reliability and integrity of the fabricated Microsystems. In this paper, the analysis of microstructure and impurity incorporation of through-silicon vias of different diameters ranging from 60 to 150 μm fabricated using different pulse-reverse current modulations are reported. It was observed that at the low current density of 20 mA/cm 2 , all the through-holes with different diameters are filled with copper without voids and pores. But at the higher current density of 30 mA/cm 2 , the pillars with diameters of 100 μm or larger tend to have void at the middle portion. Preferential deposition at the perimeter of TSV during plating causes the variation of grain sizes in TSV and accelerated deposition. Smaller grain sizes are observed when the void at the core of the TSV begins to form. Impurity analysis using time-of-flight secondary ion mass spectroscopy (ToF-SIMS) shows the significant difference in impurity level in smaller TSV. Previously observed nanotwins in TSV is partly due to high impurity incorporation rate in the high-aspect ratio trenches. TSVs with larger diameter show no such tendencies which confirm the constant hardness along the length of TSV in previous studies [1] . The localized impurity spots are found in SIMS analysis, which are due to larger grain sizes and segregation of impurity species to the grain boundaries area.

[1]  Susumu Tsukimoto,et al.  Effect of Organic Additives on Formation and Growth Behavior of Micro-Void in Electroplating Copper Films , 2004 .

[2]  Jianmin Miao,et al.  Through-wafer electroplated copper interconnect with ultrafine grains and high density of nanotwins , 2007 .

[3]  Xi Zhang,et al.  Nanotwin formation in copper thin films by stress/strain relaxation in pulse electrodeposition , 2007 .

[4]  James R. Lloyd,et al.  Copper metallization reliability , 1999 .

[5]  Kiat Seng Yeo,et al.  A miniaturized silicon-based ground Ring Guarded patch resonator and filter , 2005, IEEE Microwave and Wireless Components Letters.

[6]  Vidvuds Ozolins,et al.  Erratum: “Nanotwin formation in copper thin films by stress/strain relaxation in pulse electrodeposition” [Appl. Phys. Lett.91, 254105 (2007)] , 2010 .

[7]  D. G. Pierce,et al.  Electromigration: A review , 1997 .

[8]  T. R. Anthony,et al.  Forming electrical interconnections through semiconductor wafers , 1981 .

[9]  Jianmin Miao,et al.  Fabrication of high aspect ratio 35 μm pitch through-wafer copper interconnects by electroplating for 3-D wafer stacking , 2006 .

[10]  R. L. Sani,et al.  Predicting Electrode Shape Change with Use of Finite Element Methods , 1978 .

[11]  S. Oswald,et al.  Incorporation of sulfur, chlorine, and carbon into electroplated Cu thin films , 2007 .

[12]  Klaus Wetzig,et al.  Investigation of organic impurities adsorbed on and incorporated into electroplated copper layers , 2005 .

[13]  Jianmin Miao,et al.  Erratum: Fabrication of High-Aspect-Ratio 35 μm Pitch Through-Wafer Copper Interconnects by Electroplating for 3D Wafer Stacking [ Electrochem. Solid-State Lett. , 9 , G305 (2006)] , 2006 .

[14]  Huk Y. Cheh.  The Limiting Rate of Deposition by P‐R Plating , 1971 .

[15]  Said F. Al-Sarawi,et al.  A Review of 3-D Packaging Technology , 1998 .

[16]  J. Miao,et al.  Aspect-Ratio-Dependent Copper Electrodeposition Technique for Very High Aspect-Ratio Through-Hole Plating , 2006 .

[17]  Lei Lu,et al.  Ultrahigh Strength and High Electrical Conductivity in Copper , 2004, Science.

[18]  J. Dukovic.  Computation of current distribution in electrodeposition, a review , 1990 .

[19]  J. Miao,et al.  Fabrication and characterization of fine pitch on-chip copper interconnects for advanced wafer level packaging by a high aspect ratio through AZ9260 resist electroplating , 2007 .

[20]  D. M. Soares,et al.  Copper ion reduction catalyzed by chloride ions , 2002 .

[21]  Ken M. Takahashi,et al.  Transport Phenomena That Control Electroplated Copper Filling of Submicron Vias and Trenches , 1999 .

[22]  J. Miao,et al.  Mechanical and Microstructural Characterization of Through-Silicon Via Fabricated with Constant Current Pulse-Reverse Modulation , 2010 .

[23]  William M. Deen,et al.  Mass transfer analysis of electrodeposition through polymeric masks , 1984 .