A Novel Low-Latency Regional Fault-Aware Fault-Tolerant Routing Algorithm for Wireless NoC

WiNoC has become a promising on-chip interconnect architecture. Due to the integration and manufacturing limits of wireless interconnects in nanotechnology, WiNoC systems are more susceptible to high failure rates. In this paper, we propose a novel fault-tolerant routing algorithm based on regional fault-aware techniques for link failures in WiNoC. We trade off performance and overhead by adopting 2-hop awareness for wireless nodes and 1-hop awareness for wired nodes. And the node status is not defined merely based on its own faulty condition but with a “double sensing” mechanism. Besides, since congestion is prone to occur around faulty nodes, we consider congestion mitigation in fault-tolerant algorithm design. Simulation results demonstrate that compared with several counterparts, the performance benefits clearly overweigh the overhead with acceptable area increase. The newly proposed routing algorithm significantly enhances the robustness of the system.

[1]  Srinivasan Seshan,et al.  On-chip networks from a networking perspective: congestion and scalability in many-core interconnects , 2012, SIGCOMM '12.

[2]  Partha Pratim Pande,et al.  Complex network-enabled robust wireless network-on-chip architectures , 2013, JETC.

[3]  Yi Wang,et al.  SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip , 2008, IEEE Transactions on Computers.

[4]  Axel Jantsch,et al.  Addressing Transient and Permanent Faults in NoC With Efficient Fault-Tolerant Deflection Router , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Santosh Biswas,et al.  A topology-agnostic test model for link shorts in on-chip networks , 2016, 2016 IEEE International Conference on Systems, Man, and Cybernetics (SMC).

[6]  Shahriar Mirabbasi,et al.  Architecture and Design of Multichannel Millimeter-Wave Wireless NoC , 2014, IEEE Design & Test.

[7]  Masoud Daneshtalab,et al.  Efficient Congestion-Aware Scheme for Wireless on-Chip Networks , 2016, 2016 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP).

[8]  Mohammad Ali Jabraeil Jamali,et al.  A load-balanced congestion-aware routing algorithm based on time interval in wireless network-on-chip , 2019, J. Ambient Intell. Humaniz. Comput..

[9]  Akram Ben Ahmed,et al.  Graceful deadlock-free fault-tolerant routing algorithm for 3D Network-on-Chip architectures , 2014, J. Parallel Distributed Comput..

[10]  An-Yeu Wu,et al.  Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems , 2010, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.

[11]  Jun Zhou,et al.  TWiN: A Turn-Guided Reliable Routing Scheme for Wireless 3D NoCs , 2015, 2015 IEEE 24th Asian Test Symposium (ATS).

[12]  Jason Cong,et al.  CMP network-on-chip overlaid with multi-band RF-interconnect , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[13]  Kevin Kai-Wei Chang,et al.  Adaptive Cluster Throttling: Improving High-Load Performance in Bufferless On-Chip Networks , 2011 .

[14]  Huaguo Liang,et al.  A TSV Fault-Tolerant Scheme Based on Failure Classification in 3D-NoC , 2017, J. Circuits Syst. Comput..

[15]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for wireless network-on-chip architectures , 2012, JETC.

[16]  Partha Pratim Pande,et al.  Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[17]  Axel Jantsch,et al.  FoN: Fault-on-Neighbor aware routing algorithm for Networks-on-Chip , 2010, 23rd IEEE International SOC Conference.

[18]  Huaguo Liang,et al.  An improved communication scheme for non-HOL-blocking wireless NoC , 2018, Integr..

[19]  David W. Matolak,et al.  Channel modeling for wireless networks-on-chips , 2013, IEEE Communications Magazine.

[20]  Christopher Batten,et al.  Silicon-photonic clos networks for global on-chip communication , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[21]  Michele Favalli,et al.  A complete self-testing and self-configuring NoC infrastructure for cost-effective MPSoCs , 2013, TECS.

[22]  Partha Pratim Pande,et al.  Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects , 2013, IEEE Transactions on Computers.

[23]  Partha Pratim Pande,et al.  A Unified Error Control Coding Scheme to Enhance the Reliability of a Hybrid Wireless Network-on-Chip , 2011, 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems.

[24]  Salvatore Monteleone,et al.  Noxim: An open, extensible and cycle-accurate network on chip simulator , 2015, 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP).

[25]  Ahmad Khademzadeh,et al.  FADyAD- Fault and congestion aware routing algorithm based on DyAD algorithm , 2010, 2010 5th International Symposium on Telecommunications.

[26]  Axel Jantsch,et al.  Methods for fault tolerance in networks-on-chip , 2013, CSUR.

[27]  Andres Kwasinski,et al.  CDMA Enabled Wireless Network-on-Chip , 2014, JETC.

[28]  Xiaohang Wang,et al.  Dynamic Application Mapping Algorithm for Wireless Network-on-Chip , 2015, 2015 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing.

[29]  Luca Benini,et al.  Networks on chip: a new paradigm for systems on chip design , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[30]  Partha Pratim Pande,et al.  Design space exploration for reliable mm-wave wireless NoC architectures , 2013, 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors.