A multiprogrammed parallel architecture for digital signal processing

A parallel architecture for DSP algorithms is presented along with a corresponding computation method known as address-directed computing. This approach overcomes the large amount of addressing overhead in conventional DSP programs, especially those coded in high level languages. The approach used is to decompose a computation into address and data streams. The address stream is computed using a set of n concurrently operating address processors. An architecture to implement this method is presented as well as an example of programming it.

[1]  W. Hays,et al.  The architecture, instruction set and development support for the WE®DSP32 digital signal processor , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[2]  Olli Simula,et al.  DFSP: A Data Flow Signal Processor , 1986, IEEE Transactions on Computers.

[3]  H. T. Kung.  Systolic algorithms for the CMU warp processor , 1984 .

[4]  David A. Fisher,et al.  Parallel Processing in Ada , 1986, Computer.

[5]  Takao Nishitani,et al.  Advanced single-chip signal processor , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.