Characterization of RTN noise in the analog front-end of digital pixel imagers

The interest for more digital functionality in the readout circuits for imagers is growing rapidly. Similarly, there are advantages to having the pixel pitch smaller from visible to long wave IR. The front end is the dominant source of electronic noise for an in-pixel digital design. Limiting the real estate considerably would force the design to smaller feature size, which may worsen the random telegraph signal or noise (RTS/RTN) that will likely be the dominate source for noise for these imagers. This paper summarizes initial results for RTN sensitivities at room temperature to various device types, geometries, and flux rates, evaluated on a digital pixel on 65- and 55-nm CMOS processes.

[1]  Andreas G. Andreou,et al.  Noise analysis and comparison of analog and digital readout integrated circuits for infrared focal plane arrays , 2009, 2009 43rd Annual Conference on Information Sciences and Systems.

[2]  Andreas G. Andreou,et al.  Flexible readout and integration sensor (FRIS): a bio-inspired, system-on-chip, event-based readout architecture , 2012, Defense + Commercial Sensing.

[3]  A. Asenov,et al.  Key issues and techniques for characterizing time-dependent device-to-device variation of SRAM , 2013, 2013 IEEE International Electron Devices Meeting.

[4]  R. Howard,et al.  Discrete Resistance Switching in Submicrometer Silicon Inversion Layers: Individual Interface Traps and Low-Frequency ( 1 f ?) Noise , 1984 .

[5]  Scott Taylor,et al.  On-chip I–V variability and random telegraph noise characterization in 28 nm CMOS , 2016, 2016 46th European Solid-State Device Research Conference (ESSDERC).

[6]  A. Andreou,et al.  Flexible Readout and Integration Sensor (FRIS): New Class of Imaging Sensor Arrays Optimized for Air and Missile Defense , 2010 .

[7]  R. Degraeve,et al.  Statistical spectroscopy of switching traps in deeply scaled vertical poly-Si channel for 3D memories , 2013, 2013 IEEE International Electron Devices Meeting.

[8]  Weihai Bu,et al.  New observations on complex RTN in scaled high-κ/metal-gate MOSFETs — The role of defect coupling under DC/AC condition , 2013, 2013 IEEE International Electron Devices Meeting.

[9]  Andreas G. Andreou,et al.  A bio-inspired event-driven digital readout architecture with pixel-level A/D conversion and non-uniformity correction , 2011, 2011 45th Annual Conference on Information Sciences and Systems.

[10]  Ru Huang,et al.  A unified approach for trap-aware device/circuit co-design in nanoscale CMOS technology , 2013, 2013 IEEE International Electron Devices Meeting.