A Fully Integrated Built-In Self-Test $\Sigma{-}\Delta$ ADC Based on the Modified Controlled Sine-Wave Fitting Procedure

This paper demonstrates the first fully integrated built-in self-test (BIST) Σ-Δ analog-to-digital converter (ADC) chip to the best of our knowledge. The ADC under test (AUT) comprises a second-order design-for-digital-testability Σ-Δ modulator and a decimation filter. The purely digital BIST circuitry conducts single-tone tests for the signal-to-noise-and-distortion ratio (SNDR), the dynamic range, the offset, and the gain error of the AUT. The BIST design is based on the proposed modified controlled sine-wave fitting procedure to address the component overload issues, reduce the setup parameter numbers, and eliminate the need for parallel multipliers. The total gate count of the whole BIST circuitry is only 13 300. The hardware overhead is much less than the BIST design using the traditional fast Fourier transform (FFT) analysis. Measurement results show that the peak SNDR results of the proposed BIST design and the conventional FFT analysis are 75.5 and 75.3 dB, respectively. The subtle SNDR difference is already within analog test uncertainty. The BIST Σ-Δ ADC achieves a digital test bandwidth higher than 17 kHz, very close to the rated 20-kHz bandwidth of the AUT.

[1]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[2]  Hsin-Wen Ting,et al.  A Histogram-Based Testing Method for Estimating A/D Converter Performance , 2008, IEEE Transactions on Instrumentation and Measurement.

[3]  Hao-Chiao Hong,et al.  A Decorrelating Design-for-Digital-Testability Scheme for Sigma-Delta Modulators , 2009, IEEE Trans. Circuits Syst. I Regul. Pap..

[4]  Salvador Mir,et al.  A stereo audio Σ∑ ADC architecture with embedded SNDR self-test , 2007, 2007 IEEE International Test Conference.

[5]  Chien-In Henry Chen,et al.  Built-In Self-Test for Low-Voltage High-Speed Analog-to-Digital Converters , 2007, IEEE Transactions on Instrumentation and Measurement.

[6]  Kwang-Ting Cheng,et al.  A sigma-delta modulation based BIST scheme for mixed-signal circuits , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[7]  Gordon W. Roberts,et al.  A stand-alone integrated test core for time and frequency domain measurements , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[8]  Hao-Chiao Hong,et al.  A Built-in-Self-Test Σ-Δ ADC Prototype , 2009, J. Electron. Test..

[9]  Mohamad Sawan,et al.  On chip testing data converters using static parameters , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Gordon W. Roberts,et al.  An Introduction to Mixed-Signal IC Test and Measurement , 2000 .

[11]  Bob Metzler.  Audio Measurement Handbook , 1993 .

[12]  Karim Arabi,et al.  Oscillation-test methodology for low-cost testing of active analog filters , 1999, IEEE Trans. Instrum. Meas..

[13]  Wen-Ben Jone,et al.  Testing Analog and Mixed-Signal Circuits With Built-In Hardware—A New Approach , 2007, IEEE Transactions on Instrumentation and Measurement.

[14]  David A. Johns,et al.  A high-quality analog oscillator using oversampling D/A conversion techniques , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[15]  Hung-Kai Chen,et al.  A self calibrated ADC BIST methodology , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[16]  Gordon W. Roberts,et al.  A BIST scheme for a SNR, gain tracking, and frequency response test of a sigma-delta ADC , 1995 .

[17]  Hanjun Jiang,et al.  Testing High-Resolution ADCs With Low-Resolution/Accuracy Deterministic Dynamic Element Matched DACs , 2007, IEEE Trans. Instrum. Meas..

[18]  Tai-Haur Kuo,et al.  Automatic coefficients design for high-order sigma-delta modulators , 1999 .

[19]  Kye-Shin Lee,et al.  Sigma-delta ADC characterization using noise transfer function pole-zero tracking , 2007, 2007 IEEE International Test Conference.

[20]  Hao-Chiao Hong.  A Design-for-Digital-Testability Circuit Structure for $\Sigma$- $\Delta$ Modulators , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Florence Azaïs,et al.  Implementation of a linear histogram BIST for ADCs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[22]  Juha Kostamovaara,et al.  A Robust Algorithm to Identify the Test Stimulus in Histogram-Based A/D Converter Testing , 2007, IEEE Transactions on Instrumentation and Measurement.

[23]  Hanjun Jiang,et al.  Testing High-Resolution ADCs With Low-Resolution/Accuracy Deterministic Dynamic Element Matched DACs , 2004, IEEE Transactions on Instrumentation and Measurement.

[24]  Luigi Carro,et al.  Ultra low cost analog BIST using spectral analysis , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[25]  Luigi Carro,et al.  INL and DNL estimation based on noise for ADC test , 2004, IEEE Transactions on Instrumentation and Measurement.

[26]  Cheng-Wen Wu,et al.  Practical considerations in applying /spl Sigma/-/spl Delta/ modulation-based analog BIST to sampled-data systems , 2003 .

[27]  John M. Emmert,et al.  An FFT approximation technique suitable for on-chip generation and analysis of sinusoidal signals , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[28]  Heinz Mattes,et al.  Controlled sine wave fitting for ADC test , 2004, 2004 International Conferce on Test.

[29]  Hao-Chiao Hong.  A Fully-Settled Linear Behavior Plus Noise Model for Evaluating the Digital Stimuli of the Design-for-Digital-Testability Σ-Δ Modulators , 2007, J. Electron. Test..