Time-Interleaved SAR ADC with Background Timing-Skew Calibration for UWB Wireless Communication in IoT Systems

Ultra-wideband (UWB) wireless communication is prospering as a powerful partner of the Internet-of-things (IoT). Due to the ongoing development of UWB wireless communications, the demand for high-speed and medium resolution analog-to-digital converters (ADCs) continues to grow. The successive approximation register (SAR) ADCs are the most powerful candidate to meet these demands, attracting both industries and academia. In particular, recent time-interleaved SAR ADCs show that multi-giga sample per second (GS/s) can be achieved by overcoming the challenges of high-speed implementation of existing SAR ADCs. However, there are still critical issues that need to be addressed before the time-interleaved SAR ADCs can be applied in real commercial applications. The most well-known problem is that the time-interleaved SAR ADC architecture requires multiple sub-ADCs, and the mismatches between these sub-ADCs can significantly degrade overall ADC performance. And one of the most difficult mismatches to solve is the sampling timing skew. Recently, research to solve this timing-skew problem has been intensively studied. In this paper, we focus on the cutting-edge timing-skew calibration technique using a window detector. Based on the pros and cons analysis of the existing techniques, we come up with an idea that increases the benefits of the window detector-based timing-skew calibration techniques and minimizes the power and area overheads. Finally, through the continuous development of this idea, we propose a timing-skew calibration technique using a comparator offset-based window detector. To demonstrate the effectiveness of the proposed technique, intensive works were performed, including the design of a 7-bit, 2.5 GS/s 5-channel time-interleaved SAR ADC and various simulations, and the results prove excellent efficacy of signal-to-noise and distortion ratio (SNDR) and spurious-free dynamic range (SFDR) of 40.79 dB and 48.97 dB at Nyquist frequency, respectively, while the proposed window detector occupies only 6.5% of the total active area, and consumes 11% of the total power.

[1]  Hae-Seung Lee,et al.  A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration , 2014, IEEE Journal of Solid-State Circuits.

[2]  W. Guggenbuhl,et al.  A versatile building block: the CMOS differential difference amplifier , 1987 .

[3]  Zhiheng Cao,et al.  A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13$\ \mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[4]  Franco Maloberti,et al.  An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC , 2012, IEEE Journal of Solid-State Circuits.

[5]  Tetsuya Matsumoto,et al.  A Background Self-Calibrated 6b 2.7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture , 2010, IEEE Journal of Solid-State Circuits.

[6]  Wan Kim,et al.  A Time-Interleaved 12-b 270-MS/s SAR ADC With Virtual-Timing-Reference Timing-Skew Calibration Scheme , 2018, IEEE Journal of Solid-State Circuits.

[7]  Peng Zhang,et al.  An 8 Bit 4 GS/s 120 mW CMOS ADC , 2013, IEEE Journal of Solid-State Circuits.

[8]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[9]  Michael P. Flynn,et al.  A 3.5 GS/s 5-b Flash ADC in 90 nm CMOS , 2006, IEEE Custom Integrated Circuits Conference 2006.

[10]  Takuji Miki,et al.  A 2-GS/s 8-bit Time-Interleaved SAR ADC for Millimeter-Wave Pulsed Radar Baseband SoC , 2017, IEEE Journal of Solid-State Circuits.

[11]  L. Richard Carley,et al.  A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[12]  Behzad Razavi,et al.  Design Considerations for Interleaved ADCs , 2013, IEEE Journal of Solid-State Circuits.

[13]  Massoud Pedram,et al.  TEI-ULP: Exploiting Body Biasing to Improve the TEI-Aware Ultralow Power Methods , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Nan Sun,et al.  A 10-b 800-MS/s Time-Interleaved SAR ADC With Fast Variance-Based Timing-Skew Calibration , 2017, IEEE Journal of Solid-State Circuits.

[15]  Zhihua Wang,et al.  A novel autocorrelation-based timing mismatch C alibration strategy in Time-Interleaved ADCs , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[16]  Tai-Cheng Lee,et al.  27.7 A 10b 2.6GS/s time-interleaved SAR ADC with background timing-skew calibration , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[17]  Tai-Cheng Lee,et al.  A 12-bit 600-MS/s time-interleaved SAR ADC with background timing skew calibration , 2016, 2016 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT).

[18]  Ho-Jin Park,et al.  A 6 bit 2 GS/s flash-assisted time-interleaved (FATI) SAR ADC with background offset calibration , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[19]  Behzad Razavi,et al.  The StrongARM Latch [A Circuit for All Seasons] , 2015, IEEE Solid-State Circuits Magazine.

[20]  Sukho Lee,et al.  LW-DEM: Designing a Low Power Digital-to-Analog Converter Using Lightweight Dynamic Element Matching Technique , 2019, IEEE Access.

[21]  Nan Sun,et al.  A 10-b 600-MS/s 2-way time-interleaved SAR ADC with mean absolute deviation based background timing-skew calibration , 2018, 2018 IEEE Custom Integrated Circuits Conference (CICC).

[22]  Zhiwei Xu,et al.  A 40-mW 7-bit 2.2-GS/s time-interleaved subranging ADC for low-power gigabit wireless communications in 65-nm CMOS , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[23]  Jianwei Liu,et al.  Accuracy-Enhanced Variance-Based Time-Skew Calibration Using SAR as Window Detector , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Borivoje Nikolic,et al.  A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[25]  Pascal Urard,et al.  22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[26]  Shouli Yan,et al.  A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 µm CMOS , 2009, IEEE J. Solid State Circuits.

[27]  Hsin-Shu Chen,et al.  A 6-bit 1-GS/s Two-Step SAR ADC in 40-nm CMOS , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[28]  T. Miki,et al.  A 6-bit 3.5-GS/s 0.9-V 98-mW Flash ADC in 90-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[29]  Yung-Hui Chung,et al.  A 6-bit 1.3-GS/s Ping-Pong Domino-SAR ADC in 55-nm CMOS , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[30]  Kyung-Sup Kwak,et al.  The Internet of Things for Health Care: A Comprehensive Survey , 2015, IEEE Access.

[31]  Sandipan Kundu,et al.  A 1.2 V 2.64 GS/s 8 bit 39 mW Skew-Tolerant Time-interleaved SAR ADC in 40 nm Digital LP CMOS for 60 GHz WLAN , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[32]  Arthur H. M. van Roermund,et al.  A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step , 2013, IEEE Journal of Solid-State Circuits.

[33]  Y. Palaskas,et al.  A 4GS/s 4b Flash ADC in 0.18/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[34]  Ho-Jin Park,et al.  A Decision-Error-Tolerant 45 nm CMOS 7b 1 GS/s Nonbinary 2b/Cycle SAR ADC , 2015, IEEE Journal of Solid-State Circuits.

[35]  Ibrar Yaqoob,et al.  Big IoT Data Analytics: Architecture, Opportunities, and Open Research Challenges , 2017, IEEE Access.