A 1.5-GS/s Flash ADC With 57.7-dB SFDR and 6.4-Bit ENOB in 90 nm Digital CMOS

A 7-bit 1.5-GS/s analog-to-digital converter (ADC) incorporates redundancy, reassignment, and digital correction to reduce the complexity of analog functions and the required accuracy compared to traditional Flash ADCs. Deliberate and random mismatch is used to set the desired trip points, achieving a 600-mVpp differential input signal range. The need for a low-impedance high-precision resistor reference ladder is eliminated, and comparator performance is decoupled from matching requirements, so that small and fast dynamic comparators can be used. New analysis discusses the optimum combination of random and deliberate comparator offset to achieve a target effective number of bits (ENOB). This prototype ADC has the highest ENOB and highest sampling frequency of any reported Flash ADC utilizing redundancy. A proof-of-concept prototype achieves no missing codes, 46.6-dB spurious-free dynamic range, and 6.05-bit ENOB at Nyquist input frequency. Fabricated in 90-nm digital CMOS, with a core area of 1.2 mm2, the device consumes 204 mW from a 1.2-V/0.9-V analog/digital supply.

[1]  Michiel Steyaert,et al.  Speed-power-accuracy tradeoff in high-speed CMOS ADCs , 2002 .

[2]  Yukihiro Fujimoto,et al.  A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .

[3]  M. P. Flynn,et al.  Digital calibration incorporating redundancy of flash ADCs , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[4]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[5]  Michael P. Flynn,et al.  A "digital" 6-bit ADC in 0.25-μm CMOS , 2002 .

[6]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[7]  Michael P. Flynn,et al.  A 57 dB SFDR digitally calibrated 500 MS/s folding ADC in 0.18 μm digital CMOS , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[8]  Un-Ku Moon,et al.  A 6b stochastic flash analog-to-digital converter without calibration or reference ladder , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[9]  Denis C. Daly,et al.  A 6b 0.2-to-0.9V Highly Digital Flash ADC with Comparator Redundancy , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  Michel Declercq,et al.  New encoding scheme for high-speed flash ADC's , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[11]  Jean-Olivier Plouchart,et al.  An 8-bit 1.5GS/s flash ADC using post-manufacturing statistical selection , 2010, IEEE Custom Integrated Circuits Conference 2010.

[12]  Pierluigi Nuzzo,et al.  Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.