CMOS frequency generation system for W-band radars

A CMOS frequency generation system for W-band radars, including a phase-locked loop (PLL) (55–60 GHz) with a frequency-divided-by-2 output and an offset mixer for generation of a W-band carrier (83–90 GHz) is realized using low leakage transistors of a low cost 65-nm bulk CMOS process. The phase noise of PLL is as low as −87 and −112 dBc/Hz at 1 and 10 MHz offsets. The PLL consumes 46 mW. The total frequency generation system consumes ∼180 mW.

[1]  Toshiya Mitomo,et al.  A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[2]  Jri Lee,et al.  A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology , 2008, IEEE Journal of Solid-State Circuits.

[3]  Shen-Iuan Liu,et al.  A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  P. Heydari,et al.  A novel 40-GHz flip-flop-based frequency divider in 0.18/spl mu/m CMOS , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[5]  Yanping Ding,et al.  A 50-GHz Phase-Locked Loop in 0.13-$\mu$ m CMOS , 2007, IEEE Journal of Solid-State Circuits.

[6]  Ning Zhang,et al.  94 GHz Voltage Controlled Oscillator With 5.8% Tuning Range in Bulk CMOS , 2008, IEEE Microwave and Wireless Components Letters.