Low-power adiabatic sequential circuits using two-phase power-clock supply
暂无分享,去创建一个
[1] K. W. Ng,et al. Low power flip-flop design based on PAL-2N structure , 2000 .
[2] Jin-Ku Kang,et al. Clock and data recovery circuit with two exclusive-OR phase frequency detector , 2000 .
[3] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[4] Electronics Letters , 1965, Nature.
[5] Vojin G. Oklobdzija,et al. Integrated power clock generators for low energy logic , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.
[6] K. T. Lau,et al. Pass-transistor adiabatic logic with NMOS pull-down configuration , 1998 .