A New Electron Bridge Channel 1T-DRAM Employing Underlap Region Charge Storage
暂无分享,去创建一个
[1] S. Cristoloveanu,et al. A-RAM Memory Cell: Concept and Operation , 2010, IEEE Electron Device Letters.
[2] Jin-Woo Han,et al. Partially Depleted SONOS FinFET for Unified RAM (URAM)—Unified Function for High-Speed 1T DRAM and Nonvolatile Memory , 2008, IEEE Electron Device Letters.
[3] D. Flandre,et al. A Capacitorless 1T-DRAM on SOI Based on Dynamic Coupling and Double-Gate Operation , 2008, IEEE Electron Device Letters.
[4] Impact ionization induced dynamic floating body effect in junctionless transistors , 2013 .
[5] Cor Claeys,et al. Optimizing the front and back biases for the best sense margin and retention time in UTBOX FBRAM , 2013 .
[6] Chi-Woo Lee,et al. High-Temperature Performance of Silicon Junctionless MOSFETs , 2010, IEEE Transactions on Electron Devices.
[7] O. Faynot,et al. Experimental Demonstration of Capacitorless A2RAM Cells on Silicon-on-Insulator , 2012, IEEE Electron Device Letters.
[8] Jieun Lee,et al. A Novel Capacitorless DRAM Cell Using Superlattice Bandgap-Engineered (SBE) Structure With 30-nm Channel Length , 2011, IEEE Transactions on Nanotechnology.
[9] S. Cristoloveanu,et al. Novel Capacitorless 1T-DRAM Cell for 22-nm Node Compatible With Bulk and SOI Substrates , 2011, IEEE Transactions on Electron Devices.
[10] M. Jurczak,et al. Endurance of One Transistor Floating Body RAM on UTBOX SOI , 2014, IEEE Transactions on Electron Devices.
[11] M. Aoulaiche,et al. Temperature influence on UTBOX 1T-DRAM using GIDL for writing operation , 2012, 2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS).
[12] Junction Engineering of 1T-DRAMs , 2013, IEEE Electron Device Letters.
[13] Jean-Michel Sallese,et al. A SOI capacitor-less 1T-DRAM concept , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).