论文信息 - Reducing translation lookaside buffer active power

Reducing translation lookaside buffer active power

Lowering active power dissipation is increasingly important for battery powered embedded microprocessors. Here, power reduction techniques applicable to fully associative translation lookaside buffers, as well as other associative structures and dynamic register files, are described. Powermill simulations of implementation in a microprocessor on 0.18mm process technology demonstrate 42% power savings. Circuit implementations, as well as architectural simulations demonstrating applicability to typical instruction mixes are shown.

Lawrence T. Clark | Byungwoo Choi | Michael Wilkerson

[1] David Harris,et al. Skew-Tolerant Circuit Design , 2000 .

[2] Yuyun Liao,et al. An Embedded 32b Microprocessor Core for Low-Power and High-Performance Applications , 2001 .

[3] Norman P. Jouppi,et al. A simulation based study of TLB performance , 1992, ISCA '92.

[4] Lawrence T. Clark,et al. An embedded 32-b microprocessor core for low-power and high-performance applications , 2001 .

[5] Lawrence T. Clark,et al. High fan-in circuit design , 1996 .

[6] Tomás Lang,et al. Reducing TLB power requirements , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[7] Margaret Martonosi,et al. Managing leakage for transient data: decay and quasi-static 4T memory cells , 2002, ISLPED '02.

[8] Per Stenström,et al. TLB and snoop energy-reduction using virtual caches in low-power chip-multiprocessors , 2002, ISLPED '02.

[9] S. Kaxiras,et al. Timekeeping techniques for predicting and optimizing memory behavior , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..