Multilevel logic simplification based on a containment recursive paradigm

Multilevel logic simplification plays a very important role to achieve high quality digital circuits in the design flow of application specific integrated circuit or a field programmable gate array products. The fundamental concept of unateness, is extended to the concept of containment for Boolean functions. Accordingly, the unate recursive paradigm, which is successfully employed in the two-level logic minimisation, is adapted to containment recursive paradigm for multilevel logic simplification of incompletely specified multiple output Boolean functions. Consequently, the functional ‘don't cares’ of Boolean functions can be extracted and utilised based on the functionality, instead of the structural information like satisfiability don't cares and observability don't cares. The efficient application of functional don't cares is developed with respect to variable order and splitting equation strategies based on containment recursive paradigm. Furthermore, the algorithm is generalised to multiple output functions using an encoding method. Experimental results show that the containment recursive paradigm is fundamental and effective for multilevel logic simplification.

[1]  Louise Trevillyan,et al.  LSS: A system for production logic synthesis , 1984, IBM J. Res. Dev..

[2]  Rolf Drechsler,et al.  On Variable Ordering and Decomposition Type Choice in OKFDDs , 1998, IEEE Trans. Computers.

[4]  Karem A. Sakallah,et al.  M32: a constructive multilevel logic synthesis system , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[5]  Tiziano Villa,et al.  Encoding problems in logic synthesis , 1996 .

[6]  Yahiko Kambayashi,et al.  The Transduction Method-Design of Logic Networks Based on Permissible Functions , 1989, IEEE Trans. Computers.

[7]  Edward J. McCluskey,et al.  Logic design principles - with emphasis on testable semicustom circuits , 1986, Prentice Hall series in computer engineering.

[8]  Zhihong Zeng,et al.  A BDD-based satisfiability infrastructure using the unate recursive paradigm , 2000, DATE '00.

[9]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[10]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[11]  Robert K. Brayton,et al.  Multi-level logic minimization using implicit don't cares , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  A. E. A. Almaini,et al.  Multilevel logic minimization using functional don't cares , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[13]  Daniel Brand,et al.  Don't cares in synthesis: theoretical pitfalls and practical solutions , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Louise Trevillyan,et al.  Global flow optimization in automatic logic design , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..