Analysis of process variations' impact on a 2.4 GHz 90 nm CMOS LNA

This work presents the analysis of a 90 nm CMOS LNA under process variations. The main parameters charactering the performance of this kind of devices are analyzed. It shows how the performance degradation is mainly derived from the resonant frequency shifting due to the output matching passive network. A way to partially compensate the degradation is presented. Preliminary results are shown.

[1]  Jiann-Shiun Yuan,et al.  CMOS RF Low-Noise Amplifier Design for Variability and Reliability , 2011, IEEE Transactions on Device and Materials Reliability.

[2]  T. Ragheb,et al.  Mitigating the Impact of Component Variations on Narrow-Band Low Noise Amplifiers for System-on-Chip Applications , 2006, 2006 IEEE Annual Wireless and Microwave Technology Conference.

[3]  Yann Deval,et al.  Design of a 0.9 V 2.45 GHz Self-Testable and Reliability-Enhanced CMOS LNA , 2008, IEEE Journal of Solid-State Circuits.

[4]  T. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996 .

[5]  J. E. Solomon,et al.  A high-performance monolithic IF amplifier incorporating electronic gain control , 1968 .

[6]  A. Karanicolas.  A 2.7 V 900 MHz CMOS LNA and mixer , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[7]  Leonid Belostotski,et al.  Noise figure optimization of inductively degenerated CMOS LNAs with integrated gate inductors , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Balwant Godara,et al.  Low-noise amplifiers in wireless communications: state of the art, two new wideband all-active LNAs in SiGe-BiCMOS , 2009 .

[9]  Ken Leong Fong,et al.  Dual-band high-linearity variable-gain low-noise amplifiers for wireless applications , 1999 .

[10]  Vasilis Papageorgiou,et al.  CMOS LNA optimization techniques: Comparative study , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.