Low-power H.263 video codec dedicated to mobile computing

A low-power H.263 video codec core dedicated to low bitrate visual communication is described. A number of sophisticated architectures have been devised by attempting not only to minimize the total chip area but also to reduce the power consumption to such an extent that the operation frequency can be slowed down to 15 MHz. As a result, the whole encoding and decoding facilities of an H.263 video codec core have been integrated in the die area of 6.54 mm/sup 2/ by means of a 0.35 /spl mu/m CMOS technology, with the dissipation of 146.60 mW from a single 3.3 V supply.

[1]  Yves Durand,et al.  A single chip videophone video encoder/decoder , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[2]  Sung-Ok Kim,et al.  A FAST COMPUTATIONAL ALGORITHM FOR DISCRETE COSINE TRANSFORM , 1989 .

[3]  Wen-Hsiung Chen,et al.  A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..

[4]  Tadayoshi Enomoto,et al.  70mW Variable Length Codec for MPEG2 , 1995 .

[5]  Yanghoon Kim,et al.  A block matching algorithm with 16:1 subsampling and its hardware design , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[6]  Liang-Gee Chen,et al.  A predictive parallel motion estimation algorithm for digital image processing , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[7]  Yui-Lam Chan,et al.  A new block motion vector estimation using adaptive pixel decimation , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[8]  Masahiko Yoshimoto,et al.  A 100-MHz 2-D discrete cosine transform core processor , 1992 .

[9]  J. Knobloch,et al.  A programmable audio/video processor for H.320, H.324, and MPEG , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[10]  Alan N. Willson,et al.  A high accuracy predictive logarithmic motion estimation algorithm for video coding , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[11]  Takao Onoye,et al.  A new motion estimation core dedicated to H.263 video coding , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[12]  Takao Onoye,et al.  VLSI implementation of inverse discrete cosine transformer and motion compensator for MPEG2 HDTV video decoding , 1995, IEEE Trans. Circuits Syst. Video Technol..

[13]  Bede Liu,et al.  A new hardware realization of digital filters , 1974 .

[14]  Jeremiah Golston.  Single-chip H.324 videoconferencing , 1996, IEEE Micro.