Subword Switching Activity Minimization to Optimize Dynamic Power Consumption
暂无分享,去创建一个
[1] Hai Zhou,et al. Unified Incremental Physical-Level and High-Level Synthesis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] James B. Kuo,et al. Triple-Threshold Static Power Minimization in High-Level Synthesis of VLSI CMOS , 2007, PATMOS.
[3] Niraj K. Jha,et al. High-Level Synthesis Algorithms for Power and Temperature Minimization , 2008 .
[4] Eike Schmidt,et al. Estimation of lower and upper bounds on the power consumption from scheduled data flow graphs , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[5] Hai Zhou,et al. Leakage power optimization with dual-V/sub th/ library in high-level synthesis , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[6] Fadi J. Kurdahi,et al. Power-aware scheduling under timing constraints for mission-critical embedded systems , 2001, DAC '01.
[7] Xiaobo Sharon Hu,et al. Task scheduling and voltage selection for energy minimization , 2002, DAC '02.
[8] Venkatesan Muthukumar,et al. Multiple voltage and frequency scheduling for power minimization , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..
[9] Ching-Chuen Jong,et al. A look-ahead synthesis technique with backtracking for switching activity reduction in low power high-level synthesis , 2007, Microelectron. J..
[10] Saraju P. Mohanty,et al. Energy-efficient datapath scheduling using multiple voltages and dynamic clocking , 2005, TODE.