论文信息 - A 14b Low-power Pipeline A/D Converter Using a Pre-charging Technique

A 14b Low-power Pipeline A/D Converter Using a Pre-charging Technique

A pre-charging technique to improve the settling response of pipeline stages is demonstrated in a Mbit pipeline A/D converter (ADC). The prototype ADC fabricated in a 0.25 mum CMOS process consumes 102 mW at 30 MSample/s. Measured SNDR and SFDR are 70.7 dB and 82.8 dB, respectively.

[1] Shoji Kawahito,et al. A Digital Calibration Technique of Capacitor Mismatch for Pipelined Analog-to-Digital Converters(Special Issue on High-Performance Analog Integrated Circuits) , 2002 .

[2] H. Matsui,et al. A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS/s , 2006, IEEE Journal of Solid-State Circuits.

[3] B. Murmann,et al. A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..