A 50 MHz 10-bit CMOS digital-to-analog converter with 75 Omega buffer
暂无分享,去创建一个
A trimless 10-b, 50-MHz digital-to-analog converter based on resistor strings is discussed. The voltage dependence and the mutual matching of large-area polysilicon resistors allow the design of a converter with high integral and differential linearity. However, in a single 1024-tap-resistor ladder, output settling requires such low tap resistors that accurate resistor matching, and consequently linearity, becomes a problem. The solution to this problem is the combination of a dual ladder with a matrix organization for the fine ladder, a full decoding scheme, an on-chip 75- Omega output buffer, and an additional ladder for the reduction of distortion at high signal frequencies. The coarse ladder consists of two ladders, each with 16 large-area 250- Omega resistors connected antiparallel to eliminate the first-order resistivity gradient. A 1024-resistor fine ladder is arranged in a 32*32 matrix, where every sixty-fourth tap is connected to the coarse ladder taps.<<ETX>>
[1] Masao Nakaya,et al. An 80-MHz 8-bit CMOS D/A converter , 1986 .
[2] A. Dingwall,et al. An 8-MHz CMOS subranging 8-bit A/D converter , 1985, IEEE Journal of Solid-State Circuits.
[3] P. Senn,et al. A 27-MHz digital-to-analog video processor , 1988 .
[4] J. Schoeff,et al. An inherently monotonic 12 bit DAC , 1979, IEEE Journal of Solid-State Circuits.