Wordline voltage generating system for low-power low-voltage flash memories

A low-power wordline voltage generating system is developed for low-voltage flash memories. The limit for the stand-by current including the operation current for the band-gap reference and the stand-by wordline voltage generator is discussed. The system was implemented on a 1.8-V 32-Mb flash memory fabricated with a 0.25-/spl mu/m flash memory process and achieved with very low stand-by current of 2 /spl mu/A typically, and high operating frequency of 25 MHz in read operation at 1.8 V. A low-voltage level shifter with high-speed switching is also proposed.

[1]  Shinichi Kobayashi,et al.  A new erasing and row decoding scheme for low supply voltage operation 16-Mb/64-Mb flash memories , 1992 .

[2]  K. Sakui,et al.  A CMOS bandgap reference circuit with sub-1-V operation , 1999 .

[3]  V. Peluso,et al.  Toward sub 1 V analog integrated circuits in submicron standard CMOS technologies , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[4]  M. Kurata,et al.  Novel 0.44 /spl mu/m/sup 2/ Ti-salicide STI cell technology for high-density NOR flash memories and high performance embedded application , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[5]  Mark Horowitz,et al.  Circuit techniques for 1.5-V power supply flash memory , 1997, IEEE J. Solid State Circuits.

[6]  T. Watanabe,et al.  A channel-erasing 1.8 V-only 32 Mb NOR flash EEPROM with a bit-line direct-sensing scheme , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[7]  Toru Tanzawa,et al.  Optimization of word-line booster circuits for low-voltage flash memories , 1999 .

[8]  K. E. Kuijk,et al.  A precision reference voltage source , 1973 .